Patents by Inventor Eui-Youl Ryu
Eui-Youl Ryu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9696771Abstract: A method of operating a system on chip (SoC) includes determining to switch from a selected low-power core among a plurality of low-power cores to a high-performance core among a plurality of high-performance cores, counting the number of high-performance cores that are operating among a plurality of high-performance cores, determining a maximum operating frequency of the plurality of high-performance cores based on the counted number, and switching from the selected low-power core to the selected high-performance core based on the determined maximum operating frequency.Type: GrantFiled: December 9, 2013Date of Patent: July 4, 2017Assignee: Samsung Electronics Co., Ltd.Inventors: Kang Nam Park, Eui Youl Ryu, Young Lak Kim, Woo Sung Lee, Jae Cheol Lee, Seung Kon Hwang
-
Patent number: 9043629Abstract: A multi-cluster processing system and a method of operating a multi-cluster processing system are provided. The multi-cluster processing system includes: a first cluster including a plurality of first-type cores: a second cluster including a plurality of second-type cores; and a control unit configured to monitor loads of the first-type cores and the second-type cores, wherein when utilization of at least one of enabled first-type cores exceeds a predetermined threshold utilization of each of the first-type cores, the control unit enables at least one of disabled first-type cores in a first mode, and the control unit enables at least one of the disabled second-type cores and disables the first cluster in a second mode, wherein an amount of computation per unit of time of each of the second-type cores is greater than an amount of computation per unit of time of each of the first-type cores.Type: GrantFiled: March 13, 2013Date of Patent: May 26, 2015Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Eui-Youl Ryu
-
Publication number: 20140173311Abstract: A method of operating a system on chip (SoC) includes determining to switch from a selected low-power core among a plurality of low-power cores to a high-performance core among a plurality of high-performance cores, counting the number of high-performance cores that are operating among a plurality of high-performance cores, determining a maximum operating frequency of the plurality of high-performance cores based on the counted number, and switching from the selected low-power core to the selected high-performance core based on the determined maximum operating frequency.Type: ApplicationFiled: December 9, 2013Publication date: June 19, 2014Applicant: Samsung Electronics Co., Ltd.Inventors: Kang Nam Park, Eui Youl Ryu, Young Lak Kim, Woo Sung Lee, Jae Cheol Lee, Seung Kon Hwang
-
Publication number: 20130339771Abstract: A multi-cluster processing system and a method of operating a multi-cluster processing system are provided. The multi-cluster processing system includes: a first cluster including a plurality of first-type cores: a second cluster including a plurality of second-type cores; and a control unit configured to monitor loads of the first-type cores and the second-type cores, wherein when utilization of at least one of enabled first-type cores exceeds a predetermined threshold utilization of each of the first-type cores, the control unit enables at least one of disabled first-type cores in a first mode, and the control unit enables at least one of the disabled second-type cores and disables the first cluster in a second mode, wherein an amount of computation per unit of time of each of the second-type cores is greater than an amount of computation per unit of time of each of the first-type cores.Type: ApplicationFiled: March 13, 2013Publication date: December 19, 2013Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventor: Eui-Youl RYU
-
Patent number: 7564092Abstract: A flash memory device having a split gate that can prevent an active region and a floating gate electrode from being misaligned, and a method of manufacturing the same, includes sequentially stacking a gate oxide layer and a floating gate conductive layer on a semiconductor substrate, forming an isolation layer in a predetermined region of the semiconductor substrate where the floating gate conductive layer is formed, and defining an active region. Then, a local oxide layer is formed by oxidizing a predetermined part of the floating gate conductive layer on the active region. A floating gate electrode structure is formed by patterning the floating gate conductive layer using the local oxide layer.Type: GrantFiled: August 14, 2006Date of Patent: July 21, 2009Assignee: Samsung Electronics Co., Ltd.Inventors: Eui-youl Ryu, Chul-soon Kwon, Jin-woo Kim, Yong-hee Kim, Dai-geun Kim, Joo-chan Kim
-
Patent number: 7195933Abstract: A semiconductor device having a measuring pattern that enhances measuring reliability and a method of measuring the semiconductor device using the measuring pattern. The semiconductor device includes a semiconductor substrate having a chip area in which an integrated circuit is formed, and a scribe area surrounding the chip area. The semiconductor device also includes a measuring pattern formed in the scribe area and having a surface sectional area to include a beam area in which measuring beams are projected, and a dummy pattern formed in the measuring pattern to reduce the surface sectional area of the measuring pattern. The surface sectional area of the dummy pattern occupies from approximately 5% to approximately 15% of a surface sectional area of the beam area.Type: GrantFiled: June 21, 2005Date of Patent: March 27, 2007Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wook Park, Jae-Min Yu, Chul-Soon Kwon, Jin-Woo Kim, Jae-Hyun Park, Yong-Hee Kim, Don-Woo Lee, Dai-Geun Kim, Joo-Chan Kim, Kook-Min Kim, Eui-Youl Ryu
-
Publication number: 20070026613Abstract: A flash memory device having a split gate that can prevent an active region and a floating gate electrode from being misaligned, and a method of manufacturing the same, includes sequentially stacking a gate oxide layer and a floating gate conductive layer on a semiconductor substrate, forming an isolation layer in a predetermined region of the semiconductor substrate where the floating gate conductive layer is formed, and defining an active region. Then, a local oxide layer is formed by oxidizing a predetermined part of the floating gate conductive layer on the active region. A floating gate electrode structure is formed by patterning the floating gate conductive layer using the local oxide layer.Type: ApplicationFiled: August 14, 2006Publication date: February 1, 2007Applicant: SAMSUNG ELECTRONICS CO., LTD.Inventors: Eui-youl Ryu, Chul-soon Kwon, Jin-woo Kim, Yong-hee Kim, Dai-geun Kim, Joo-chan Kim
-
Patent number: 7094646Abstract: A flash memory device having a split gate that can prevent an active region and a floating gate electrode from being misaligned, and a method of manufacturing the same, includes sequentially stacking a gate oxide layer and a floating gate conductive layer on a semiconductor substrate, forming an isolation layer in a predetermined region of the semiconductor substrate where the floating gate conductive layer is formed, and defining an active region. Then, a local oxide layer is formed by oxidizing a predetermined part of the floating gate conductive layer on the active region. A floating gate electrode structure is formed by patterning the floating gate conductive layer using the local oxide layer.Type: GrantFiled: May 3, 2005Date of Patent: August 22, 2006Assignee: Samsung Electronics Co., Ltd.Inventors: Eui-youl Ryu, Chul-soon Kwon, Jin-woo Kim, Yong-hee Kim, Dai-geun Kim, Joo-chan Kim
-
Publication number: 20060001077Abstract: In a split gate type flash memory device, and a method of manufacturing the same, the device includes a memory cell array having a memory cell uniquely determined by a contact of a corresponding bit line and a corresponding word line, a floating gate formed on a semiconductor substrate to constitute the memory cell, the floating gate having a horizontal surface parallel to a main surface of the substrate, a vertical surface perpendicular to the main surface of the substrate, and a curved surface extending between the horizontal and vertical surfaces, a control gate formed over the curved surface of the floating gate in an area defined by an angle range of less than 90° between an extension line of the horizontal surface and an extension line of the vertical surface, and source and drain regions formed in an active region of the substrate.Type: ApplicationFiled: June 15, 2005Publication date: January 5, 2006Inventors: Eui-youl Ryu, Chul-soon Kwon, Jin-woo Kim, Yong-hee Kim, Dai-geun Kim, Joo-chan Kim
-
Patent number: 6977200Abstract: A method of manufacturing split-gate memory provides a control gate insulating film and the tunneling insulating film in a cell region, a high voltage gate insulating film in a high voltage region, and a low voltage gate insulating film in a low voltage region, all having different thickness. Additionally, a pre-cleaning process removes an outer sidewall portion of a spacer to form a tip portion of a floating gate that overlaps a control gate line formed proximate the floating gate.Type: GrantFiled: November 8, 2004Date of Patent: December 20, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-hee Kim, Chul-soon Kwon, Jin-woo Kim, Joo-chan Kim, Dae-geun Kim, Eui-youl Ryu
-
Publication number: 20050250282Abstract: A flash memory device having a split gate that can prevent an active region and a floating gate electrode from being misaligned, and a method of manufacturing the same, includes sequentially stacking a gate oxide layer and a floating gate conductive layer on a semiconductor substrate, forming an isolation layer in a predetermined region of the semiconductor substrate where the floating gate conductive layer is formed, and defining an active region. Then, a local oxide layer is formed by oxidizing a predetermined part of the floating gate conductive layer on the active region. A floating gate electrode structure is formed by patterning the floating gate conductive layer using the local oxide layer.Type: ApplicationFiled: May 3, 2005Publication date: November 10, 2005Inventors: Eui-youl Ryu, Chul-soon Kwon, Jin-woo Kim, Yong-hee Kim, Dai-geun Kim, Joo-chan Kim
-
Publication number: 20050230786Abstract: A semiconductor device having a measuring pattern that enhances measuring reliability and a method of measuring the semiconductor device using the measuring pattern. The semiconductor device includes a semiconductor substrate having a chip area in which an integrated circuit is formed, and a scribe area surrounding the chip area. The semiconductor device also includes a measuring pattern formed in the scribe area and having a surface sectional area to include a beam area in which measuring beams are projected, and a dummy pattern formed in the measuring pattern to reduce the surface sectional area of the measuring pattern. The surface sectional area of the dummy pattern occupies from approximately 5% to approximately 15% of a surface sectional area of the beam area.Type: ApplicationFiled: June 21, 2005Publication date: October 20, 2005Inventors: Sang-Wook Park, Jae-Min Yu, Chul-Soon Kwon, Jin-Woo Kim, Jae-Hyun Park, Yong-Hee Kim, Don-Woo Lee, Dai-Geun Kim, Joo-Chan Kim, Kook-Min Kim, Eui-Youl Ryu
-
Patent number: 6924505Abstract: A semiconductor device having a measuring pattern that enhances measuring reliability and a method of measuring the semiconductor device using the measuring pattern. The semiconductor device includes a semiconductor substrate having a chip area in which an integrated circuit is formed, and a scribe area surrounding the chip area. The semiconductor device also includes a measuring pattern formed in the scribe area and having a surface sectional area to include a beam area in which measuring beams are projected, and a dummy pattern formed in the measuring pattern to reduce the surface sectional area of the measuring pattern. The surface sectional area of the dummy pattern occupies from approximately 5% to approximately 15% of a surface sectional area of the beam area.Type: GrantFiled: June 2, 2004Date of Patent: August 2, 2005Assignee: Samsung Electronics Co., Ltd.Inventors: Sang-Wook Park, Jae-Min Yu, Chul-Soon Kwon, Jin-Woo Kim, Jae-Hyun Park, Yong-Hee Kim, Don-Woo Lee, Dai-Geun Kim, Joo-Chan Kim, Kook-Min Kim, Eui-Youl Ryu
-
Publication number: 20050112821Abstract: A method of manufacturing split-gate memory provides a control gate insulating film and the tunneling insulating film in a cell region, a high voltage gate insulating film in a high voltage region, and a low voltage gate insulating film in a low voltage region, all having different thickness. Additionally, a pre-cleaning process removes an outer sidewall portion of a spacer to form a tip portion of a floating gate that overlaps a control gate line formed proximate the floating gate.Type: ApplicationFiled: November 8, 2004Publication date: May 26, 2005Inventors: Yong-hee Kim, Chul-soon Kwon, Jin-woo Kim, Joo-chan Kim, Dae-geun Kim, Eui-youl Ryu
-
Publication number: 20050035433Abstract: A semiconductor device having a measuring pattern that enhances measuring reliability and a method of measuring the semiconductor device using the measuring pattern. The semiconductor device includes a semiconductor substrate having a chip area in which an integrated circuit is formed, and a scribe area surrounding the chip area. The semiconductor device also includes a measuring pattern formed in the scribe area and having a surface sectional area to include a beam area in which measuring beams are projected, and a dummy pattern formed in the measuring pattern to reduce the surface sectional area of the measuring pattern. The surface sectional area of the dummy pattern occupies from approximately 5% to approximately 15% of a surface sectional area of the beam area.Type: ApplicationFiled: June 2, 2004Publication date: February 17, 2005Inventors: Sang-Wook Park, Jae-Min Yu, Chul-Soon Kwon, Jin-Woo Kim, Jae-Hyun Park, Yong-Hee Kim, Don-Woo Lee, Dai-Geun Kim, Joo-Chan Kim, Kook-Min Kim, Eui-Youl Ryu
-
Patent number: 6803276Abstract: In a non-volatile semiconductor memory device and a fabrication method thereof, a charge storage layer is formed on a substrate. A control gate layer is formed on the charge storage layer. A gate mask having a spacer-shape is formed on the control gate layer. The charge storage layer and the control gate layer are removed using the gate mask as protection to form a control gate and a charge storage region.Type: GrantFiled: July 9, 2003Date of Patent: October 12, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Jun Kim, Jin-Ho Kim, Yong-Kyu Lee, Min-Soo Cho, Eui-Youl Ryu
-
Patent number: 6800525Abstract: The method of manufacturing a split gate flash memory device includes the steps of (a) providing a semiconductor substrate of a conductivity type opposite to that of a first junction region; (b) sequentially forming a first dielectric film, a first conductive film, a second dielectric film and a third dielectric film on an overall upper face of the substrate; (c) etching the third dielectric film by a given thickness so as to expose the second dielectric film; (d) removing the exposed second dielectric film, and eliminating the remaining third dielectric film; (e) etching the first conductive film and the second dielectric film by a given thickness so as to partially expose the first conductive line and the first conductive film; (f) forming a fourth dielectric film on a portion of the exposed first conductive line and first conductive film; (g) eliminating the remaining second dielectric film remained, and exposing the first conductive film provided in a lower part thereof; and (h) etching the first dielectrType: GrantFiled: July 31, 2003Date of Patent: October 5, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Eui-Youl Ryu, Jae-Min Yu, Jin-Woo Kim, Jae-Hyun Park, Yong-Hee Kim, Don-Woo Lee, Dai-Geun Kim, Sag-Wook Park, Joo-Chan Kim, Kook-Min Kim, Min-Soo Cho, Chul-Soon Kwon
-
Patent number: 6784476Abstract: In a non-volatile semiconductor memory device and a fabrication method thereof, a charge storage layer is formed on a substrate. A control gate layer is formed on the charge storage layer. A gate mask having a spacer-shape is formed on the control gate layer. The charge storage layer and the control gate layer are removed using the gate mask as protection to form a control gate and a charge storage region.Type: GrantFiled: January 3, 2002Date of Patent: August 31, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Dong-Jun Kim, Jin-Ho Kim, Yong-Kyu Lee, Min-Soo Cho, Eui-Youl Ryu
-
Patent number: 6724661Abstract: A method for performing an erase operation in a memory cell. A first voltage and a second voltage are applied to the source and drain regions, respectively, for a predetermined erase time; and the first and second voltages are switched with each other between the source and drain regions at least one time for the erase time. Thereby, hole is easily injected to the source and drain regions and a channel lateral surface, and a uniform and high-speed erase operation is archived.Type: GrantFiled: May 31, 2002Date of Patent: April 20, 2004Assignee: Samsung Electronics Co., Ltd.Inventors: Yong-Kyu Lee, Dong-Jun Kim, Min-Soo Cho, Eui-Youl Ryu, Jin-Ho Kim
-
Publication number: 20040027861Abstract: The method of manufacturing a split gate flash memory device includes the steps of (a) providing a semiconductor substrate of a conductivity type opposite to that of a first junction region; (b) sequentially forming a first dielectric film, a first conductive film, a second dielectric film and a third dielectric film on an overall upper face of the substrate; (c) etching the third dielectric film by a given thickness so as to expose the second dielectric film; (d) removing the exposed second dielectric film, and eliminating the remaining third dielectric film; (e) etching the first conductive film and the second dielectric film by a given thickness so as to partially expose the first conductive line and the first conductive film; (f) forming a fourth dielectric film on a portion of the exposed first conductive line and first conductive film; (g) eliminating the remaining second dielectric film remained, and exposing the first conductive film provided in a lower part thereof; and (h) etching the first dielectrType: ApplicationFiled: July 31, 2003Publication date: February 12, 2004Applicant: Samsung Electronics Co., Ltd.Inventors: Eui-Youl Ryu, Jae-Min Yu, Jin-Woo Kim, Jae-Hyun Park, Yong-Hee Kim, Don-Woo Lee, Dai-Geun Kim, Sag-Wook Park, Joo-Chan Kim, Kook-Min Kim, Min-Soo Cho, Chul-Soon Kwon