Patents by Inventor Fangyun Richter
Fangyun Richter has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10541205Abstract: Fabrication methods for monolithic dies that integrate multiple integrated circuits, such as System-on-Chips are described. A substrate having an interconnect may be coupled via electrical terminations to the integrated circuits. Fabrication methods provide multiple electrical termination regions on a surface, with each region having geometrical properties that are appropriate for the coupled integrated circuit. Electrical terminations with different directions may be produced employing a single reactive ion etching process under conditions that enhance micro loading effects during fabrication.Type: GrantFiled: February 14, 2017Date of Patent: January 21, 2020Assignee: INTEL CORPORATIONInventors: Ning Cheng, Fangyun Richter, Andy Louie Lee
-
Patent number: 9634094Abstract: A transistor may include a semiconductor region such as a rectangular doped silicon well. Gate fingers may overlap the silicon well. The gate fingers may be formed from polysilicon and may be spaced apart from each other along the length of the well by a fixed gate-to-gate spacing. The edges of the well may be surrounded by field oxide. Epitaxial regions may be formed in the well to produce compressive or tensile stress in channel regions that lie under the gate fingers. The epitaxial regions may form source-drain terminals. The edges of the field oxide may be separated from the nearest gate finger edges by a distance that is adjusted automatically with a computer-aided-design tool and that may be larger than the gate-to-gate spacing. Dummy gate finger structures may be provided to ensure desired levels of stress are produced.Type: GrantFiled: February 14, 2014Date of Patent: April 25, 2017Assignee: Altera CorporationInventors: Girish Venkitachalam, Che Ta Hsu, Fangyun Richter, Peter J. McElheny
-
Patent number: 9484411Abstract: A method to design an IC is disclosed to provide a uniform deposition of strain-inducing composites is disclosed. The method to design the IC comprises, determining a total strain-inducing deposition area on an IC design. Then, the total strain inducing deposition area is compared with a predefined size. A dummy diffusion area is modified to increase the total strain-inducing deposition area, when the total strain-inducing deposition area is below the predefined size. Finally, the strain-inducing deposition area is optimized. A method to manufacture the IC and the IC is also disclosed.Type: GrantFiled: June 17, 2014Date of Patent: November 1, 2016Assignee: Altera CorporationInventors: Girish Venkitachalam, Che Ta Hsu, Fangyun Richter, Peter J. McElheny
-
Patent number: 9166045Abstract: In an illustrative embodiment, holes are formed in an insulating layer where the gates of NMOS and PMOS transistors are to be formed; and a hard mask spacer layer is formed on the exposed surfaces. Next, spacers are formed on the sidewalls of the holes by anisotropically etching the spacer layer to remove the portion of the spacer layer exposed at the bottom of each hole while leaving some of the spacer layer formed on the sidewalls of the holes. A high-k dielectric layer is then formed between the spacers; and a metal layer is formed on the high-k dielectric layer. Bulk metal layer is then formed on the metal layer. Chemical mechanical polishing is performed to remove the bulk gate metal down to the insulating layer, thereby isolating individual NMOS and PMOS gate structures.Type: GrantFiled: August 29, 2014Date of Patent: October 20, 2015Assignee: Altera CoporationInventors: Che Ta Hsu, Fangyun Richter, Ning Cheng, Jeffrey Xiaoqi Tung
-
Patent number: 9099531Abstract: A plurality of elongated, substantially parallel mandrels are formed on a first work surface, the mandrels being spaced apart a distance in the range between the resolution limit and twice the resolution limit. Spacers are formed on the work surface extending from sidewalls of the mandrels. First portions of the work surface are exposed through gaps in the spacers near the midpoint between a majority of adjacent mandrels; but at least one pair of adjacent mandrels is close enough together that the spacers extend continuously between the adjacent mandrels. The mandrels are then removed, thereby exposing second portions of the work surface. The exposed first and second portions are etched down to a second work surface; and the exposed portions of the second work surface are etched to form trenches in that surface. A wire routing is formed by filling the trenches with a metal such as copper.Type: GrantFiled: July 15, 2014Date of Patent: August 4, 2015Assignee: Altera CorporationInventors: Ning Cheng, Andy Lee, Fangyun Richter
-
Patent number: 8921217Abstract: Integrated circuits containing transistors are provided. A transistor may include a gate structure formed over an associated well region. The well region may be actively biased and may serve as a body terminal. The well region of one transistor may be formed adjacent to a gate structure of a neighboring transistor. If the gate structure of the neighboring transistor and the well region of the one transistor are both actively biased and are placed close to one another, substantial leakage may be generated. Computer-aided design tools may be used to identify actively driven gate terminals and well regions and may be used to determine whether each gate-well pair is spaced sufficiently far from one another. If a gate-well pair is too close, the design tools may locate an existing gate cut layer and extend the existing gate cut layer to cut the actively driven gate structure.Type: GrantFiled: December 20, 2011Date of Patent: December 30, 2014Assignee: Altera CorporationInventors: Wuu-Cherng Lin, Fangyun Richter, Che Ta Hsu, Wen Sun Wu
-
Patent number: 8912104Abstract: An integrated circuit may include a substrate in which transistors are formed. The transistors may be associated with blocks of circuitry. Some of the blocks of circuitry may be configured to reduce leakage current. A selected subset of the blocks of circuitry may be selectively heated to reduce the channel length of their transistors through dopant diffusion and thereby strengthen those blocks of circuitry relative to the other blocks of circuitry. Selective heating may be implemented by coating the blocks of circuitry on the integrated circuit with a patterned layer of material such as a patterned anti-reflection coating formed of amorphous carbon or a reflective coating. During application of infrared light, the coated and uncoated areas will rise to different temperatures, selectively strengthening desired blocks of circuitry on the integrated circuit.Type: GrantFiled: March 14, 2011Date of Patent: December 16, 2014Assignee: Altera CorporationInventors: Deepa Ratakonda, Christopher J. Pass, Che Ta Hsu, Fangyun Richter, Wilson Wong
-
Patent number: 8835265Abstract: An insulating layer is formed on a semiconductor substrate; and holes are patterned in the insulating layer where transistor gates are to be formed. A hard mask spacer layer is formed on the upper surface of the insulating layer and the holes. Next, the spacer layer is anisotropically etched to remove the portion of the spacer layer exposed at the bottom of each hole as well as the portion of the spacer layer on the upper surface of the insulating layer. However, the etching process does not remove all of the portion of the spacer layer formed on the substantially vertical sidewalls of the holes. A high-k dielectric layer is then formed on the remaining vertical portion of the spacer layer and on the exposed upper surfaces of the substrate and the insulating layer. A metal layer is then formed on the high-k dielectric layer; and individual gate structures are completed.Type: GrantFiled: June 18, 2012Date of Patent: September 16, 2014Assignee: Altera CorporationInventors: Che Ta Hsu, Fangyun Richter, Ning Cheng, Jeffrey Xiaoqi Tung
-
Patent number: 8765541Abstract: A method to design an IC is disclosed to provide a uniform deposition of strain-inducing composites is disclosed. The method to design the IC comprises, determining a total strain-inducing deposition area on an IC design. Then, the total strain inducing deposition area is compared with a predefined size. A dummy diffusion area is modified to increase the total strain-inducing deposition area, when the total strain-inducing deposition area is below the predefined size. Finally, the strain-inducing deposition area is optimized. A method to manufacture the IC and the IC is also disclosed.Type: GrantFiled: August 19, 2011Date of Patent: July 1, 2014Assignee: Altera CorporationInventors: Girish Venkitachalam, Che Ta Hsu, Fangyun Richter, Peter J. McElheny
-
Patent number: 8664725Abstract: A transistor may include a semiconductor region such as a rectangular doped silicon well. Gate fingers may overlap the silicon well. The gate fingers may be formed from polysilicon and may be spaced apart from each other along the length of the well by a fixed gate-to-gate spacing. The edges of the well may be surrounded by field oxide. Epitaxial regions may be formed in the well to produce compressive or tensile stress in channel regions that lie under the gate fingers. The epitaxial regions may form source-drain terminals. The edges of the field oxide may be separated from the nearest gate finger edges by a distance that is adjusted automatically with a computer-aided-design tool and that may be larger than the gate-to-gate spacing. Dummy gate finger structures may be provided to ensure desired levels of stress are produced.Type: GrantFiled: March 4, 2011Date of Patent: March 4, 2014Assignee: Altera CorporationInventors: Girish Venkitachalam, Che Ta Hsu, Fangyun Richter, Peter J. McElheny
-
Publication number: 20130157451Abstract: Integrated circuits containing transistors are provided. A transistor may include a gate structure formed over an associated well region. The well region may be actively biased and may serve as a body terminal. The well region of one transistor may be formed adjacent to a gate structure of a neighboring transistor. If the gate structure of the neighboring transistor and the well region of the one transistor are both actively biased and are placed close to one another, substantial leakage may be generated. Computer-aided design tools may be used to identify actively driven gate terminals and well regions and may be used to determine whether each gate-well pair is spaced sufficiently far from one another. If a gate-well pair is too close, the design tools may locate an existing gate cut layer and extend the existing gate cut layer to cut the actively driven gate structure.Type: ApplicationFiled: December 20, 2011Publication date: June 20, 2013Inventors: Wuu-Cherng Lin, Fangyun Richter, Che Ta Hsu, Wen Sun Wu
-
Patent number: 8159044Abstract: An integrated circuit is provided with a spiral inductor and a transition zone surrounding the spiral inductor. The transition zone may have a geometry that is substantially eight-sided or octagonal. Metal layers in the transition zone may have metal fill that is substantially octagonal and arranged in rows and columns. If desired, square or rectangular metal fill be tiled with the substantially octagonal metal fill. Metal layers may also contain halved or quartered octagonal metal fill. Substrate in the transition zone may have octagonal substrate regions separated by shallow trench isolation regions. A polysilicon layer above the substrate may have square regions of polysilicon fill directly above the shallow trench regions in the substrate. Such arrangements may provide more uniform densities in transition zones with certain geometries.Type: GrantFiled: November 20, 2009Date of Patent: April 17, 2012Assignee: Altera CorporationInventors: Shuxian Chen, Fangyun Richter, Bradley Jensen, Yowjuang (Bill) Liu
-
Patent number: 7291546Abstract: A method of fabricating a non-volatile memory cell on a semiconductor substrate is disclosed. An area of a first region of the semiconductor substrate designated for a layer of floating polysilicon is blocked while a second region of the semiconductor substrate designated for a layer of non-floating polysilicon is exposed. Exposed regions of the semiconductor substrate are doped with charges.Type: GrantFiled: June 21, 2004Date of Patent: November 6, 2007Assignee: Altera CorporationInventors: Irfan Rahim, Fangyun Richter
-
Patent number: 7285454Abstract: Complementary metal-oxide-semiconductor (CMOS) integrated circuits with bipolar transistors and methods for fabrication are provided. A bipolar transistor may have a lightly-doped base region. To reduce the resistance associated with making electrical contact to the lightly-doped base region, a low-resistance current path into the base region may be provided. The low-resistance current path may be provided by a base conductor formed from heavily-doped epitaxial crystalline semiconductor. Metal-oxide-semiconductor (MOS) transistors with narrow gates may be formed on the same substrate as bipolar transistors. The MOS gates may be formed using a self-aligned process in which a patterned gate conductor layer serves as both an implantation mask and as a gate conductor. A base masking layer that is separate from the patterned gate conductor layer may be used as an implantation mask for defining the lightly-doped base region.Type: GrantFiled: August 19, 2005Date of Patent: October 23, 2007Assignee: Altera CorporationInventors: Minchang Liang, Yow-Juang Liu, Fangyun Richter
-
Patent number: 6972466Abstract: Complementary metal-oxide-semiconductor (CMOS) integrated circuits with bipolar transistors and methods for fabrication are provided. A bipolar transistor may have a lightly-doped base region. To reduce the resistance associated with making electrical contact to the lightly-doped base region, a low-resistance current path into the base region may be provided. The low-resistance current path may be provided by a base conductor formed from heavily-doped epitaxial crystalline semiconductor. Metal-oxide-semiconductor (MOS) transistors with narrow gates may be formed on the same substrate as bipolar transistors. The MOS gates may be formed using a self-aligned process in which a patterned gate conductor layer serves as both an implantation mask and as a gate conductor. A base masking layer that is separate from the patterned gate conductor layer may be used as an implantation mask for defining the lightly-doped base region.Type: GrantFiled: February 23, 2004Date of Patent: December 6, 2005Assignee: Altera CorporationInventors: Minchang Liang, Yow-Juang Liu, Fangyun Richter
-
Patent number: 6773987Abstract: A method of fabricating a non-volatile memory cell on a semiconductor substrate is disclosed. An area of a first region of the semiconductor substrate designated for a layer of floating polysilicon is blocked while a second region of the semiconductor substrate designated for a layer of non-floating polysilicon is exposed. Exposed regions of the semiconductor substrate are doped with charges.Type: GrantFiled: May 28, 2002Date of Patent: August 10, 2004Assignee: Altera CorporationInventors: Irfan Rahim, Fangyun Richter