Patents by Inventor Farah Fahim
Farah Fahim has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11838666Abstract: A compact ADC circuit can include one or more comparators, and a serial DAC (Digital-to-Analog) circuit that provides a signal to the comparator (or comparators). In addition, the ADC circuit can include a serial DAC redistribution sequencer that can provide a plurality of signals as input to the serial DAC circuit and is subject to a redistribution cycle and which receives as input a signal from a data multiplexer whose input connects electronically to an output of the comparator. The circuit can further include an ADC code register that provides an ADC output that connects electronically to the output of the comparator and the input to the data multiplexer. Shared logic circuitry for sharing common logic between pixels can be included, wherein the shared logic circuitry connects electronically to the data multiplexer and the ADC code register, wherein the shared logic circuitry promotes area and power savings for the pixel detector circuit.Type: GrantFiled: August 4, 2021Date of Patent: December 5, 2023Assignee: Fermi Research Alliance, LLCInventors: Farah Fahim, Tom Zimmerman, Grzegorz Deptuch
-
Publication number: 20210377477Abstract: A compact ADC circuit can include one or more comparators, and a serial DAC (Digital-to-Analog) circuit that provides a signal to the comparator (or comparators). In addition, the ADC circuit can include a serial DAC redistribution sequencer that can provide a plurality of signals as input to the serial DAC circuit and is subject to a redistribution cycle and which receives as input a signal from a data multiplexer whose input connects electronically to an output of the comparator. The circuit can further include an ADC code register that provides an ADC output that connects electronically to the output of the comparator and the input to the data multiplexer. Shared logic circuitry for sharing common logic between pixels can be included, wherein the shared logic circuitry connects electronically to the data multiplexer and the ADC code register, wherein the shared logic circuitry promotes area and power savings for the pixel detector circuit.Type: ApplicationFiled: August 4, 2021Publication date: December 2, 2021Inventors: Farah Fahim, Tom Zimmerman, Grzegorz Deptuch
-
Patent number: 11108981Abstract: A compact ADC circuit can include one or more comparators, and a serial DAC (Digital-to-Analog) circuit that provides a signal to the comparator (or comparators). In addition, the ADC circuit can include a serial DAC redistribution sequencer that can provide a plurality of signals as input to the serial DAC circuit and is subject to a redistribution cycle and which receives as input a signal from a data multiplexer whose input connects electronically to an output of the comparator. The circuit can further include an ADC code register that provides an ADC output that connects electronically to the output of the comparator and the input to the data multiplexer. Shared logic circuitry for sharing common logic between pixels can be included, wherein the shared logic circuitry connects electronically to the data multiplexer and the ADC code register, wherein the shared logic circuitry promotes area and power savings for the pixel detector circuit.Type: GrantFiled: August 30, 2019Date of Patent: August 31, 2021Assignee: FERMI RESEARCH ALLIANCE, LLCInventors: Tom Zimmerman, Grzegorz Deptuch, Farah Fahim
-
Patent number: 11012642Abstract: A detecting apparatus includes a multi-tier 3D integrated ASIC comprising one or more analog tiers and one or more digital tiers, and a sensor bonded to the multi-tier 3D integrated ASIC. The detecting apparatus includes an electrical substrate and a group of FPGAs or custom data management ASICs. The detecting apparatus also includes a thermal management system, a power distribution system and one or more connectors to transfer data to a data acquisition system configured for radiation spectroscopy or imaging with zero suppressed or full frame readout.Type: GrantFiled: September 6, 2018Date of Patent: May 18, 2021Assignee: FERMI RESEARCH ALLIANCE, LLCInventors: Farah Fahim, Grzegorz W. Deptuch, Pawel Grybos, Robert Szczygiel, Piotr Maj, Piotr Kmon, David Peter Siddons, Joseph Mead, Abdul Khader Rumaiz, Robert Kent Bradford, John Thomas Weizeorick, III
-
Publication number: 20200077039Abstract: A compact ADC circuit can include one or more comparators, and a serial DAC (Digital-to-Analog) circuit that provides a signal to the comparator (or comparators). In addition, the ADC circuit can include a serial DAC redistribution sequencer that can provide a plurality of signals as input to the serial DAC circuit and is subject to a redistribution cycle and which receives as input a signal from a data multiplexer whose input connects electronically to an output of the comparator. The circuit can further include an ADC code register that provides an ADC output that connects electronically to the output of the comparator and the input to the data multiplexer. Shared logic circuitry for sharing common logic between pixels can be included, wherein the shared logic circuitry connects electronically to the data multiplexer and the ADC code register, wherein the shared logic circuitry promotes area and power savings for the pixel detector circuit.Type: ApplicationFiled: August 30, 2019Publication date: March 5, 2020Inventors: Tom Zimmerman, Grzegorz Deptuch, Farah Fahim
-
Patent number: 10352991Abstract: A three dimensional integrated edgeless pixel detector apparatus can be implemented, which includes a multi-tiered three-dimensional detector having one sensor layer, and two ASIC layers comprising an analog tier and a digital tier configured for x-ray photon time of arrival measurement and imaging. In a preferred embodiment, a hit processor can be implemented in association with a priority encoder and a configuration register and output serializer with mode selection.Type: GrantFiled: July 20, 2016Date of Patent: July 16, 2019Assignee: Fermi Research Alliance, LLCInventors: Farah Fahim, Grzegorz W. Deptuch
-
Publication number: 20190089913Abstract: A detecting apparatus includes a multi-tier 3D integrated ASIC comprising one or more analog tiers and one or more digital tiers, and a sensor bonded to the multi-tier 3D integrated ASIC. The detecting apparatus includes an electrical substrate and a group of FPGAs or custom data management ASICs. The detecting apparatus also includes a thermal management system, a power distribution system and one or more connectors to transfer data to a data acquisition system configured for radiation spectroscopy or imaging with zero suppressed or full frame readout.Type: ApplicationFiled: September 6, 2018Publication date: March 21, 2019Inventors: Farah Fahim, Grzegorz W. Deptuch, Pawel Grybos, Robert Szczygiel, Piotr Maj, Piotr Kmon, David Peter Siddons, Joseph Mead, Abdul Khader Rumaiz, Robert Kent Bradford, John Thomas Weizeorick, III
-
Patent number: 10084983Abstract: A large area, gapless, detection system comprises at least one sensor; an interposer operably connected to the at least one sensor; and at least one application specific integrated circuit operably connected to the sensor via the interposer wherein the detection system provides high dynamic range while maintaining small pixel area and low power dissipation. Thereby the invention provides methods and systems for a wafer-scale gapless and seamless detector systems with small pixels, which have both high dynamic range and low power dissipation.Type: GrantFiled: May 27, 2016Date of Patent: September 25, 2018Assignee: Fermi Research Alliance, LLCInventors: Farah Fahim, Grzegorz Deptuch, Tom Zimmerman
-
Patent number: 10075657Abstract: A detecting apparatus includes a multi-tier 3D integrated ASIC comprising one or more analog tiers and one or more digital tiers, and a sensor bonded to the multi-tier 3D integrated ASIC. The detecting apparatus includes an electrical substrate and a group of FPGAs or custom data management ASICs. The detecting apparatus also includes a thermal management system, a power distribution system and one or more connectors to transfer data to a data acquisition system configured for radiation spectroscopy or imaging with zero suppressed or full frame readout.Type: GrantFiled: July 20, 2016Date of Patent: September 11, 2018Assignee: Fermi Research Alliance, LLCInventors: Farah Fahim, Grzegorz W. Deptuch, Pawel Grybos, Robert Szczygiel, Piotr Maj, Piotr Kmon, David Peter Siddons, Joseph Mead, Abdul Khader Rumaiz, Robert Kent Bradford, John Thomas Weizeorick, III
-
Patent number: 9794499Abstract: A large area, gapless, detection system comprises at least one sensor; an interposer operably connected to the at least one sensor; and at least one application specific integrated circuit operably connected to the sensor via the interposer wherein the detection system provides high dynamic range while maintaining small pixel area and low power dissipation. Thereby the invention provides methods and systems for a wafer-scale gapless and seamless detector systems with small pixels, which have both high dynamic range and low power dissipation.Type: GrantFiled: April 27, 2015Date of Patent: October 17, 2017Assignee: Fermi Research Alliance, LLCInventors: Farah Fahim, Grzegorz Deptuch, Tom Zimmerman
-
Publication number: 20170230597Abstract: A large area, gapless, detection system comprises at least one sensor; an interposer operably connected to the at least one sensor; and at least one application specific integrated circuit operably connected to the sensor via the interposer wherein the detection system provides high dynamic range while maintaining small pixel area and low power dissipation. Thereby the invention provides methods and systems for a wafer-scale gapless and seamless detector systems with small pixels, which have both high dynamic range and low power dissipation.Type: ApplicationFiled: May 27, 2016Publication date: August 10, 2017Inventors: Farah Fahim, Grzegorz Deptuch, Tom Zimmerman
-
Publication number: 20170023405Abstract: A three dimensional integrated edgeless pixel detector apparatus can be implemented, which includes a multi-tiered three-dimensional detector having one sensor layer, and two ASIC layers comprising an analog tier and a digital tier configured for x-ray photon time of arrival measurement and Imaging. In a preferred embodiment, a hit processor can be implemented in association with a priority encoder and a configuration register and output serializer with mode selection.Type: ApplicationFiled: July 20, 2016Publication date: January 26, 2017Inventors: Farah Fahim, Grzegorz W. Deptuch
-
Publication number: 20170026598Abstract: A detecting apparatus includes a multi-tier 3D integrated ASIC comprising one or more analog tiers and one or more digital tiers, and a sensor bonded to the multi-tier 3D integrated ASIC. The detecting apparatus includes an electrical substrate and a group of FPGAs or custom data management ASICs. The detecting apparatus also includes a thermal management system, a power distribution system and one or more connectors to transfer data to a data acquisition system configured for radiation spectroscopy or imaging with zero suppressed or full frame readout.Type: ApplicationFiled: July 20, 2016Publication date: January 26, 2017Inventors: Farah Fahim, Grzegorz W. Deptuch, Pawel Grybos, Robert Szczygiel, Piotr Maj, Piotr Kmon, David Peter Siddons, Joseph Mead, Abdul Khader Rumaiz, Robert Kent Bradford, John Thomas Weizeorick, III
-
Publication number: 20150312501Abstract: A large area, gapless, detection system comprises at least one sensor; an interposer operably connected to the at least one sensor; and at least one application specific integrated circuit operably connected to the sensor via the interposer wherein the detection system provides high dynamic range while maintaining small pixel area and low power dissipation. Thereby the invention provides methods and systems for a wafer-scale gapless and seamless detector systems with small pixels, which have both high dynamic range and low power dissipation.Type: ApplicationFiled: April 27, 2015Publication date: October 29, 2015Inventors: Farah Fahim, Grzegorz Deptuch, Tom Zimmerman