Patents by Inventor Fen Hu
Fen Hu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240133890Abstract: The present disclosure provides the use of BAZ1B_K426hy in the preparation of a product for tumor detection and belongs to the field of biotechnology. The present disclosure further provides a group of immunogenic polypeptides, including polypeptide A and polypeptide B. An anti-BAZ1B_K426hy polyclonal antibody is prepared by conducting mixed immunization on an animal with the immunogenic polypeptide. The polyclonal antibody can specifically recognize an endogenous protein BAZ1B_K426hy by enzyme-linked immunosorbent assay (ELISA)/Dot blot/Western blot, which is used for preparation of detection products for tumors and Williams syndrome.Type: ApplicationFiled: April 13, 2023Publication date: April 25, 2024Applicants: Tangshan People's Hospital, North China University of Science and Technology, Tangshan Maternal And Child Health HospitalInventors: Jingwu LI, Yufeng Li, Shuqing Wang, Jinghua Zhang, Jinghua Wu, Fen Hu, Yuan Yu, Yan Liu, Yuhui Li, Xuan Zheng
-
Patent number: 11967958Abstract: In some embodiments, digital logic components, such as those found in standard cells in integrated circuit devices, are used to synthesize signals with controllable waveforms that result in transmitted signals that meet certain requirements, such as above-threshold high openings and below-threshold over/under-shooting. In some embodiments, driving buffers with logic controls and delay chains are used to achieve controllable slew rates at rising and falling edges to minimize over/under shooting behavior in signals. In some embodiments, control logic and delay chains produce controllable rising/falling “stair-type” edges to obtain optimized damping waveform.Type: GrantFiled: November 30, 2021Date of Patent: April 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Huan-Neng Chen, Chang-Fen Hu, Shao-Yu Li
-
Patent number: 11966241Abstract: A circuit includes a voltage divider circuit configured to generate a feedback voltage according to an output voltage, an operational amplifier configured to output a driving signal according to the feedback voltage and a reference voltage and a pass gate circuit including multiple current paths. The current paths are controlled by the driving signal and connected in parallel between the voltage divider circuit and a power reference node.Type: GrantFiled: February 11, 2022Date of Patent: April 23, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Huan-Neng Chen, Yen-Lin Liu, Chia-Wei Hsu, Jo-Yu Wu, Chang-Fen Hu, Shao-Yu Li, Bo-Ting Chen
-
Publication number: 20230238380Abstract: A circuit structure is provided. The circuit structure may include a first die area including an output gate, a second die area including a circuit and an input gate and a die-to-die interconnect. The input gate may include a transistor. The circuit may be connected between the die-to-die interconnect and a gate region of the transistor. The circuit may include a MOS transistor. A first source/drain region of the MOS transistor may be connected to the die-to-die interconnect.Type: ApplicationFiled: March 27, 2023Publication date: July 27, 2023Inventors: CHANG-FEN HU, SHAO-YU LI, KUO-JI CHEN, CHIH-PENG LIN, CHUEI-TANG WANG, CHING-FANG CHEN
-
Patent number: 11646313Abstract: A circuit structure is provided. The circuit structure may include a first die area including an output gate, a second die area including a circuit and an input gate and a die-to-die interconnect. The input gate may include a transistor. The circuit may be connected between the die-to-die interconnect and a gate region of the transistor. The circuit may include a PMOS transistor and an NMOS transistor. A first source/drain region of the PMOS transistor may be connected to a first source/drain region of the NMOS transistor and the die-to-die interconnect.Type: GrantFiled: June 24, 2021Date of Patent: May 9, 2023Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Chang-Fen Hu, Shao-Yu Li, Kuo-Ji Chen, Chih-Peng Lin, Chuei-Tang Wang, Ching-Fang Chen
-
Publication number: 20230009027Abstract: A circuit includes a voltage divider circuit configured to generate a feedback voltage according to an output voltage, an operational amplifier configured to output a driving signal according to the feedback voltage and a reference voltage and a pass gate circuit including multiple current paths. The current paths are controlled by the driving signal and connected in parallel between the voltage divider circuit and a power reference node.Type: ApplicationFiled: February 11, 2022Publication date: January 12, 2023Applicant: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Huan-Neng Chen, Yen-Lin LIU, Chia-Wei Hsu, Jo-Yu Wu, CHANG-FEN HU, Shao-Yu Li, Bo-Ting Chen
-
Publication number: 20220352880Abstract: In some embodiments, digital logic components, such as those found in standard cells in integrated circuit devices, are used to synthesize signals with controllable waveforms that result in transmitted signals that meet certain requirements, such as above-threshold high openings and below-threshold over/under-shooting. In some embodiments, driving buffers with logic controls and delay chains are used to achieve controllable slew rates at rising and falling edges to minimize over/under shooting behavior in signals. In some embodiments, control logic and delay chains produce controllable rising/falling “stair-type” edges to obtain optimized damping waveform.Type: ApplicationFiled: November 30, 2021Publication date: November 3, 2022Inventors: Huan-Neng Chen, Chang-Fen Hu, Shao-Yu Li
-
Publication number: 20220293597Abstract: A circuit structure is provided. The circuit structure may include a first die area including an output gate, a second die area including a circuit and an input gate and a die-to-die interconnect. The input gate may include a transistor. The circuit may be connected between the die-to-die interconnect and a gate region of the transistor. The circuit may include a PMOS transistor and an NMOS transistor. A first source/drain region of the PMOS transistor may be connected to a first source/drain region of the NMOS transistor and the die-to-die interconnect.Type: ApplicationFiled: June 24, 2021Publication date: September 15, 2022Inventors: CHANG-FEN HU, SHAO-YU LI, KUO-JI CHEN, CHIH-PENG LIN, CHUEI-TANG WANG, CHING-FANG CHEN
-
Patent number: 10990573Abstract: A fast index creation system for a cloud big data database electrically and communicatively coupled to a cloud non-relational database for inquiring and creating an index includes an application exchange module, a data exchange module, a first processing module, a second processing module and an integrated processing module. The application exchange module receives a query string inputted by a user and prompts a result index table. The data exchange module has a temporary index table. The first processing module computes the query string and generates a query instruction to compute a temporary index table for comparison and check if there is any data matched with the query instruction. If yes, then the first processing module will generate a cache index table, or else the first module will generate a create instruction provided for the second processing module to compute a non-relational database and generate a new index table.Type: GrantFiled: January 16, 2019Date of Patent: April 27, 2021Assignee: SYSCOM COMPUTER ENGINEERING CO.Inventors: Chen-Yu Yen, Pei-Fen Hu, Shu-Yuan Hu, Kun-Ting Chiu
-
Patent number: 10804435Abstract: A light-emitting device includes a semiconductor stack including a first semiconductor layer, a second semiconductor layer, and an active layer emitting an UV light, formed between the first semiconductor layer and the second semiconductor layer; a first transparent conductive layer formed on the second semiconductor layer, the first transparent conductive layer including metal oxide; and a second transparent conductive layer formed on the first transparent conductive layer, the second transparent conductive layer including graphene, wherein the first transparent conductive layer is continuously formed over a top surface of the second semiconductor layer, the first transparent conductive layer comprises a thickness smaller than 10 nm.Type: GrantFiled: August 25, 2017Date of Patent: October 13, 2020Assignee: EPISTAR CORPORATIONInventors: Chang-Tai Hisao, I-Lun Ma, Hao-Yu Chen, Shu-Fen Hu, Ru-Shi Liu, Chih-Ming Wang, Chun-Yuan Chen, Yih-Hua Renn, Chien-Hsin Wang, Yung-Hsiang Lin
-
Publication number: 20200226116Abstract: A fast index creation system for a cloud big data database electrically and communicatively coupled to a cloud non-relational database for inquiring and creating an index includes an application exchange module, a data exchange module, a first processing module, a second processing module and an integrated processing module. The application exchange module receives a query string inputted by a user and prompts a result index table. The data exchange module has a temporary index table. The first processing module computes the query string and generates a query instruction to compute a temporary index table for comparison and check if there is any data matched with the query instruction. If yes, then the first processing module will generate a cache index table, or else the first module will generate a create instruction provided for the second processing module to compute a non-relational database and generate a new index table.Type: ApplicationFiled: January 16, 2019Publication date: July 16, 2020Inventors: CHEN-YU YEN, PEI-FEN HU, SHU-YUAN HU, KUN-TING CHIU
-
Patent number: 10683454Abstract: The present invention relates to a phosphor, a method for preparing the phosphor, an optoelectronic component, and a method for producing the optoelectronic component. The phosphor has the following general formula: La3(1?x)Ga1?yGe5(1?z)O16: 3xA3+, yCr3+, 5zB4+, where x, y, and z do not equal to 0 simultaneously; A represents at least one of Gd and Yb; B represents at least one of Sn, Nb, and Ta. For the phosphor, its emission spectrum is within a red visible light region and a near-infrared region when excited by blue visible light, purple visible light or ultraviolet light; and it has a wide reflection spectrum and a high radiant flux. Therefore, it can be used in optoelectronic components such as LEDs to meet requirements of current medical testing, food composition analysis, security cameras, iris/facial recognition, virtual reality, gaming notebook and light detection and ranging applications.Type: GrantFiled: October 19, 2018Date of Patent: June 16, 2020Assignee: Everlight Electronics Co., Ltd.Inventors: Veeramani Rajendran, Mu-Huai Fang, Ru-Shi Liu, Ho Chang, Kuang-Mao Lu, Yan-Shen Lin, Chieh-Yu Kang, Gabriel Nicolo A. De Guzman, Shu-Fen Hu
-
Publication number: 20190194539Abstract: The present invention relates to a phosphor, a method for preparing the phosphor, an optoelectronic component, and a method for producing the optoelectronic component. The phosphor has the following general formula: La3(1?x)Ga1?yGe5(1?z)O16: 3xA3+, yCr3+, 5zB4+, where x, y, and z do not equal to 0 simultaneously; A represents at least one of Gd and Yb; B represents at least one of Sn, Nb, and Ta. For the phosphor, its emission spectrum is within a red visible light region and a near-infrared region when excited by blue visible light, purple visible light or ultraviolet light; and it has a wide reflection spectrum and a high radiant flux. Therefore, it can be used in optoelectronic components such as LEDs to meet requirements of current medical testing, food composition analysis, security cameras, iris/facial recognition, virtual reality, gaming notebook and light detection and ranging applications.Type: ApplicationFiled: October 19, 2018Publication date: June 27, 2019Applicant: Everlight Electronics Co., Ltd.Inventors: Veeramani Rajendran, Mu-Huai Fang, Ru-Shi Liu, Ho Chang, Kuang-Mao Lu, Yan-Shen Lin, Chieh-Yu Kang, Gabriel Nicolo A. De Guzman, Shu-Fen Hu
-
Publication number: 20180232406Abstract: A big data database system created in a language structure of a SQL database and a language structure of a NoSQL database is provided for accessing data after clients have requested for a connection, and the system includes at least one transfer server and a data host, and the transfer server has a plurality of queuing devices and an assigner, and the queuing devices are telecommunicatively coupled to the clients respectively, and the assigner is telecommunicatively coupled to the queuing devices and the data host. When the clients send out a data request, the respective queuing device receives and queues the data request, and the assigner sends the data request to the data host through a single connection between the transfer server and the data host. Therefore, the connection load of the data host of a terminal is reduced to improve the overall system operation performance.Type: ApplicationFiled: February 13, 2017Publication date: August 16, 2018Inventors: TZE-JEN YU, KUN-TING CHIU, SHU-YUAN HU, PEI-FEN HU
-
Publication number: 20180062043Abstract: A light-emitting device includes a semiconductor stack including a first semiconductor layer, a second semiconductor layer, and an active layer emitting an UV light, formed between the first semiconductor layer and the second semiconductor layer; a first transparent conductive layer formed on the second semiconductor layer, the first transparent conductive layer including metal oxide; and a second transparent conductive layer formed on the first transparent conductive layer, the second transparent conductive layer including graphene, wherein the first transparent conductive layer is continuously formed over a top surface of the second semiconductor layer, the first transparent conductive layer comprises a thickness smaller than 10 nm.Type: ApplicationFiled: August 25, 2017Publication date: March 1, 2018Inventors: Chang-Tai HISAO, I-Lun MA, Hao-Yu CHEN, Shu-Fen HU, Ru-Shi LIU, Chih-Ming WANG, Chun-Yuan CHEN, Yih-Hua RENN, Chien-Hsin WANG, Yung-Hsiang LIN
-
Patent number: 9497976Abstract: A method for improving frozen fish fillets treated by way of a salt-water immersion process includes the following steps: pretreating raw fish to obtain fish fillets; precooling the fish fillets; stacking the precooled fish fillets to obtain a fish fillet stack; freezing the fish fillet stack by using a salt-water immersion process, and performing power-variable ultrasonic wave treatment; and feeding the fish fillets into a cold storage, and performing freezing storage at minus 18 degrees centigrade. The power-variable ultrasonic wave treatment includes: firstly treating for 5 to 10 min under the power of 800 to 600 W, and then changing the power to 200 to 600 W for treating for 5 to 15 min. The freezing time of fish flesh is shortened, and formed ice crystals are fine and uniform, thereby preventing the damage of the formed ice crystals to cell walls.Type: GrantFiled: December 20, 2013Date of Patent: November 22, 2016Assignee: SOUTH CHINA UNIVERSITY OF TECHNOLOGYInventors: Dawen Sun, Fen Hu, Xin'an Zeng, Qijun Wang, Wenhong Gao
-
Publication number: 20160050945Abstract: A method for improving frozen fish fillets treated by way of a salt-water immersion process includes the following steps: pretreating raw fish to obtain fish fillets; precooling the fish fillets; stacking the precooled fish fillets to obtain a fish fillet stack; freezing the fish fillet stack by using a salt-water immersion process, and performing power-variable ultrasonic wave treatment; and feeding the fish fillets into a cold storage, and performing freezing storage at minus 18 degrees centigrade. The power-variable ultrasonic wave treatment includes: firstly treating for 5 to 10 min under the power of 800 to 600 W, and then changing the power to 200 to 600 W for treating for 5 to 15 min. The freezing time of fish flesh is shortened, and formed ice crystals are fine and uniform, thereby preventing the damage of the formed ice crystals to cell walls.Type: ApplicationFiled: December 20, 2013Publication date: February 25, 2016Inventors: Dawen SUN, Fen HU, Xin'an ZENG, Qijun WANG, Wenhong GAO
-
Publication number: 20150294799Abstract: Disclosed are an electrode for an energy storage device and an energy storage device using the same. The electrode for an energy storage device comprises a porous electrical conductive material and a plurality of Co—Mn composite oxide nanowires on the porous electrical conductive material. The energy storage device comprises an anode comprising the aforementioned electrode; a cathode; and an electrolyte between the anode and the cathode.Type: ApplicationFiled: April 15, 2014Publication date: October 15, 2015Applicant: EPISTAR CORPORATIONInventors: Saad MOHAMED, Chih-Jung CHEN, Ru-Shi LlU, Shu-Fen HU, Hsin-Mao LlU, Ai-Sen LlU
-
Patent number: D868510Type: GrantFiled: September 5, 2018Date of Patent: December 3, 2019Inventor: Fen Hu
-
Patent number: D893189Type: GrantFiled: September 5, 2018Date of Patent: August 18, 2020Inventor: Fen Hu