Patents by Inventor Francis R. White
Francis R. White has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8133772Abstract: A semiconductor structure is disclosed. The semiconductor structure includes an active semiconductor layer, a semiconductor device having a gate disposed on top of the active semiconductor layer, and source and drain regions and a body/channel region disposed within the active semiconductor layer, an insulator layer having a first and second side, the first side being adjacent to the active semiconductor layer, a substrate disposed adjacent to the second side of the insulator layer, a deep trench capacitor disposed under the body/channel region of the semiconductor device. The deep trench capacitor electrically connects with and contacts the body/channel region of the semiconductor device, and is located adjacent to the gate of the semiconductor device. The semiconductor structure increases a critical charge Qcrit, thereby reducing a soft error rate (SER) of the semiconductor device.Type: GrantFiled: March 30, 2011Date of Patent: March 13, 2012Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Kerry Bernstein, Ethan H. Cannon, Francis R. White
-
Patent number: 8053303Abstract: A semiconductor structure is disclosed. The semiconductor structure includes an active semiconductor layer, a semiconductor device having a gate disposed on top of the active semiconductor layer, and source and drain regions and a body/channel region disposed within the active semiconductor layer, an insulator layer having a first and second side, the first side being adjacent to the active semiconductor layer, a substrate disposed adjacent to the second side of the insulator layer, a body contact disposed under the body/channel region and in the insulator layer. The body contact electrically connects with and contacts with the body/channel region of the semiconductor device and the substrate, to thereby form an ohmic contact and to eliminate floating body effects.Type: GrantFiled: March 30, 2011Date of Patent: November 8, 2011Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Kerry Bernstein, Francis R. White
-
Patent number: 7989893Abstract: A semiconductor structure is disclosed. The semiconductor structure includes an active semiconductor layer, a semiconductor device having a gate disposed on top of the active semiconductor layer, and source and drain regions and a body/channel region disposed within the active semiconductor layer, an insulator layer having a first and second side, the first side being adjacent to the active semiconductor layer, a substrate disposed adjacent to the second side of the insulator layer, a body contact disposed under the body/channel region and in the insulator layer. The body contact electrically connects with and contacts with the body/channel region of the semiconductor device and the substrate, to thereby form an ohmic contact and to eliminate floating body effects.Type: GrantFiled: August 28, 2008Date of Patent: August 2, 2011Assignee: International Business Machines CorporationInventors: John E. Barth, Jr., Kerry Bernstein, Francis R. White
-
Publication number: 20110177659Abstract: A semiconductor structure is disclosed. The semiconductor structure includes an active semiconductor layer, a semiconductor device having a gate disposed on top of the active semiconductor layer, and source and drain regions and a body/channel region disposed within the active semiconductor layer, an insulator layer having a first and second side, the first side being adjacent to the active semiconductor layer, a substrate disposed adjacent to the second side of the insulator layer, a body contact disposed under the body/channel region and in the insulator layer. The body contact electrically connects with and contacts with the body/channel region of the semiconductor device and the substrate, to thereby form an ohmic contact and to eliminate floating body effects.Type: ApplicationFiled: March 30, 2011Publication date: July 21, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John E. Barth, JR., Kerry Bernstein, Francis R. White
-
Publication number: 20110177660Abstract: A semiconductor structure is disclosed. The semiconductor structure includes an active semiconductor layer, a semiconductor device having a gate disposed on top of the active semiconductor layer, and source and drain regions and a body/channel region disposed within the active semiconductor layer, an insulator layer having a first and second side, the first side being adjacent to the active semiconductor layer, a substrate disposed adjacent to the second side of the insulator layer, a deep trench capacitor disposed under the body/channel region of the semiconductor device. The deep trench capacitor electrically connects with and contacts the body/channel region of the semiconductor device, and is located adjacent to the gate of the semiconductor device. The semiconductor structure increases a critical charge Qcrit, thereby reducing a soft error rate (SER) of the semiconductor device.Type: ApplicationFiled: March 30, 2011Publication date: July 21, 2011Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John E. Barth, JR., Kerry Bernstein, Ethan H. Cannon, Francis R. White
-
Publication number: 20110027962Abstract: A trench decoupling capacitor is formed using RIE lag of a through silicon via (TSV) etch. A method includes etching a via trench and a capacitor trench in a wafer in a single RIE process. The via trench has a first depth and the capacitor trench has a second depth less than the first depth due to RIE lag.Type: ApplicationFiled: July 29, 2009Publication date: February 3, 2011Applicant: International Business Machines CorporationInventors: Kerry Bernstein, Francis R. White
-
Publication number: 20100052053Abstract: A semiconductor structure is disclosed. The semiconductor structure includes an active semiconductor layer, a semiconductor device having a gate disposed on top of the active semiconductor layer, and source and drain regions and a body/channel region disposed within the active semiconductor layer, an insulator layer having a first and second side, the first side being adjacent to the active semiconductor layer, a substrate disposed adjacent to the second side of the insulator layer, a body contact disposed under the body/channel region and in the insulator layer. The body contact electrically connects with and contacts with the body/channel region of the semiconductor device and the substrate, to thereby form an ohmic contact and to eliminate floating body effects.Type: ApplicationFiled: August 28, 2008Publication date: March 4, 2010Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: John E. Barth, JR., Kerry Bernstein, Francis R. White
-
Patent number: 6335272Abstract: A buried butted contact and method for its fabrication are provided which includes a substrate having dopants of a first conductivity type and having shallow trench isolation. Dopants of a second conductivity type are located in the bottom of an opening in said substrate. Ohmic contact is provided between the dopants in the substrate and the low diffusivity dopants that is located on a side wall of the opening. The contact is a metal silicide, metal and/or metal alloy.Type: GrantFiled: August 14, 2000Date of Patent: January 1, 2002Assignee: International Business Machines CorporationInventors: Archibald Allen, Jerome B. Lasky, Randy W. Mann, Jed H. Rankin, Francis R. White
-
Patent number: 6153934Abstract: A buried butted contact and method for its fabrication are provided which includes a substrate having dopants of a first conductivity type and having shallow trench isolation. Dopants of a second conductivity type are located in the bottom of an opening in said substrate. Ohmic contact is provided between the dopants in the substrate and the low diffusivity dopants that is located on a side wall of the opening. The contact is a metal silicide, metal and/or metal alloy.Type: GrantFiled: July 30, 1998Date of Patent: November 28, 2000Assignee: International Business Machines CorporationInventors: Archibald Allen, Jerome B. Lasky, Randy W. Mann, Jed H. Rankin, Francis R. White
-
Patent number: 6038168Abstract: A method and apparatus for conditioning an integrated circuit to always enter a desired operating state when actuated by permanently altering at least one component device. An integrated circuit is provided with at least one component transistor wherein a constant high voltage is applied only once to the drain electrode of the transistor for one predetermined period of time while concurrently a constant voltage lower than the high voltage is applied only once to the gate electrode of the transistor, thus causing a permanent channel hot-electron alteration of a gate oxide of the transistor. The integrated circuit may include a plurality of programmable circuits, each capable of assuming a plurality of readable data states when powered up, and each including a plurality of programmable devices for permanently biasing its corresponding programmable circuit to assume one of the readable states upon subsequent power ups.Type: GrantFiled: June 26, 1998Date of Patent: March 14, 2000Assignee: International Business Machines CorporationInventors: Archibald J. Allen, Jerome B. Lasky, John J. Pekarik, Jed H. Rankin, Francis R. White
-
Patent number: 5270261Abstract: A fabrication method and resultant three-dimensional multichip package having a densely stacked array of semiconductor chips interconnected at least partially by means of a plurality of metallized trenches are disclosed. The fabrication method includes providing an integrated circuit chip having high aspect ratio metallized trenches therein extending from a first surface to a second surface thereof. An etch stop layer is provided proximate the termination position of the metallized trenches with the semiconductor substrate. Next the integrated circuit device is affixed to a carrier such that the surface of the supporting substrate is exposed and substrate is thinned from the integrated circuit device until exposing at least some of the plurality of metallized trenches therein. Electrical contact can thus be made to the active layer of the integrated circuit chip via the exposed metallized trenches. Specific details of the fabrication method and the resultant multichip package are set forth.Type: GrantFiled: October 23, 1992Date of Patent: December 14, 1993Assignee: International Business Machines CorporationInventors: Claude L. Bertin, Paul A. Farrar, Sr., Howard L. Kalter, Gordon A. Kelley, Jr., Willem B. van der Hoeven, Francis R. White
-
Patent number: 5202754Abstract: A fabrication method and resultant three-dimensional multichip package having a densely stacked array of semiconductor chips interconnected at least partially by means of a plurality of metallized trenches are disclosed. The fabrication method includes providing an integrated circuit chip having high aspect ratio metallized trenches therein extending from a first surface to a second surface thereof. An etch stop layer is provided proximate the termination position of the metallized trenches with the semiconductor substrate. Next the integrated circuit device is affixed to a carrier such that the surface of the supporting substrate is exposed and substrate is thinned from the integrated circuit device until exposing at least some of the plurality of metallized trenches therein. Electrical contact can thus be made to the active layer of the integrated circuit chip via the exposed metallized trenches. Specific details of the fabrication method and the resultant multichip package are set forth.Type: GrantFiled: September 13, 1991Date of Patent: April 13, 1993Assignee: International Business Machines CorporationInventors: Claude L. Bertin, Paul A. Farrar, Sr., Howard L. Kalter, Gordon A. Kelley, Jr., Willem B. van der Hoeven, Francis R. White
-
Patent number: 5096849Abstract: A method is described for selectively masking sidewall regions of a concave surface formed in a semiconductor body, the method comprising the steps of: forming a conformal layer of masking material on a sidewall of the concave structure; emplacing in the concave structure, a selectively removable material that partially fills the concave structure, an upper surface of the material determining the edge of a region of the concave structure to be masked; removing a portion of the conformal layer above the upper surface of the selectively removable material; and removing the selectively removable material to leave a region of remaining conformal material as a mask.Type: GrantFiled: April 29, 1991Date of Patent: March 17, 1992Assignee: International Business Machines CorporationInventors: Kenneth E. Beilstein, Jr., Claude L. Bertin, Francis R. White
-
Patent number: 5055898Abstract: A semiconductor memory cell, and methods of fabricating same, that includes a substrate (10) and a plurality of trench capacitors (12) formed at least partially within the substrate and dielectrically isolated therefrom. A silicon-on-insulator (SOI) region includes a silicon layer (16) that overlies an insulator (14). The silicon layer is differentiated into a plurality of active device regions, each of which is disposed above one of the electrically conductive regions. Each of the active device regions is coupled to an overlying first electrode, or wordline (20), for forming a gate node of an access transistor (1), to a second electrode, or bitline (32), for forming a source node of the access transistor, and to the underlying trench capacitor for forming a drain node of the access transistor.Type: GrantFiled: April 30, 1991Date of Patent: October 8, 1991Assignee: International Business Machines CorporationInventors: Kenneth E. Beilstein, Jr., Claude L. Bertin, John R. Pessetto, Francis R. White
-
Patent number: 4799990Abstract: A method for self-aligning an isolation structure to a diffusion region. A first masking layer is formed on a semiconductor substrate, the first masking layer having at least one aperture sidewall which is substantially perpendicular to the semiconductor substrate. Dopant ions are implanted into the semiconductor substrate through the first masking layer to form a doped region. Sidewall spacers are then defined on the sidewalls of the aperture, and a sidewall image reversal process is carried out such that the sidewall spacers define trench apertures in a masking structure. Finally, isolation trenches are etched into the semiconductor substrate through the masking structure. Alternatively, the implantation step is carried out after the sidewall spacers are defined on the first masking layer.Type: GrantFiled: April 30, 1987Date of Patent: January 24, 1989Assignee: IBM CorporationInventors: Michael L. Kerbaugh, Charles W. Koburger, III, Jerome B. Lasky, Paul C. Parries, Francis R. White
-
Patent number: 4558508Abstract: A process for making a CMOS dual-well semiconductor structure with field isolation doping, wherein only a single lithographic masking step is required for providing self-alignment both of the wells to each other and also of the field isolation doping regions to the wells. The lithographic masking step forms a well mask and defines an oxidation barrier which acts as: an implant mask (absorber) during the ion-implantation of a field dopant of one type; an oxidation barrier over one well during the oxidation of the opposite-type well to form over the one well a sacrificial oxide layer which forms the alignment marks for subsequent formation of the field-doping regions; and a dopant-transmitter during the ion-implantation of an opposite-type field dopant which is simultaneously absorbed by the sacrificial oxide. As a result, there are formed field-doped oxide layers self-aligned to the wells so that, with a subsequent masking step, oxide field isolations are defined over the doped oxide layers.Type: GrantFiled: October 15, 1984Date of Patent: December 17, 1985Assignee: International Business Machines CorporationInventors: Wayne I. Kinney, Charles W. Koburger, III, Jerome B. Lasky, Larry A. Nesbit, Ronald R. Troutman, Francis R. White
-
Patent number: 4527325Abstract: A process is provided for fabricating a semiconductor structure wherein the structure has to be exposed to certain oxidizing conditions during certain of its processing steps, such as its high temperature annealing in an oxidizing ambient. It includes depositing a "sacrificial" layer, such as silicon, to provide a uniformly oxidizing surface during subsequent annealing operations. This sacrificial layer, which oxidizes uniformly, produces an oxide layer which also etches uniformly. Thus, after the annealing is completed, the surface oxide is removed through etching and the sacrificial layer is then also removed through a different etching step.Type: GrantFiled: December 23, 1983Date of Patent: July 9, 1985Assignee: International Business Machines CorporationInventors: Henry J. Geipel, Jr., Charles A. Schaefer, Francis R. White, John M. Wursthorn
-
Patent number: 4470189Abstract: An improved method for making polycide structures for use in electrode and wiring interconnection applications. It includes depositing a layer of polysilicon on an insulating layer and forming on this polysilicon layer a silicide structure and a silicon capping layer. The deposited layers are defined and etched through dry etching techniques using a dry etching mask made of a refractory metal that does not form a volatile halide in a dry etching environment. Metals with such characteristics include cobalt (Co), nickel (Ni), iron (Fe), and manganese (Mn). The metal mask and the other deposited layers may be formed and defined using a photoresist mask as a deposition mask formed to be compatible with lift-off techniques.The silicide may be deposited either through a chemical vapor deposition process or through evaporation techniques. If it is formed through the co-evaporation of metal and silicon, then the structure is subjected to a low temperature reaction annealing step at a temperature between 500.degree.Type: GrantFiled: May 23, 1983Date of Patent: September 11, 1984Assignee: International Business Machines CorporationInventors: Stanley Roberts, Francis R. White