Patents by Inventor Frank Haverkamp
Frank Haverkamp has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230342647Abstract: A quantum computing system having a central controller with improved latency executes a first instruction at a processing unit of the central controller. The central controller interconnects a plurality of control entities for configuring and measuring a plurality of qubits. A set of selected channels carry measurement results for a first quantum computation by the plurality of qubits. When the first instruction is a multi-channel-receive instruction, the system stalls the processing unit from executing any further instructions until each channel of the set of two or more selected channels has provided an input from a remote peer. Different channels in the set of selected channels are examined simultaneously. The system resumes execution at the processing unit of a second instruction after the stalling.Type: ApplicationFiled: April 26, 2022Publication date: October 26, 2023Inventors: Frank Haverkamp, Juergen Saalmueller, Markus Buehler, Tristan Müller, Thilo Maurer
-
Publication number: 20230342652Abstract: A quantum computing system that supports efficient multitasking receives messages from a classical computing system to a pool of qubits. Each received message is associated with a partition identifier. The system configures a first set of qubits in the pool of qubits to perform a first computing task based on received messages that are associated with a first partition identifier and a second set of qubits in the pool of qubits to perform a second computing task based on received messages that are associated with a second partition identifier. The system acquires a first set of measurements from the first set of qubits and a second set of measurements from the second set of qubits. The system relays the first and second sets of measurements to the classical computing system.Type: ApplicationFiled: April 26, 2022Publication date: October 26, 2023Inventors: Frank Haverkamp, Juergen Saalmueller, Markus Buehler, Thilo Maurer, Tristan Müller, Jeffrey Joseph Ruedinger
-
Patent number: 10452615Abstract: A computer program product for data compression is provided. The computer program product includes a computer readable storage medium having program instructions embodied therewith. The program instructions are readable and executable by a processing circuit to cause the processing circuit to execute software compression for first requests for data compression that have respective sizes below a predefined threshold, forward second requests for data compression having respective sizes above the predefined threshold to a hardware accelerator and maintain a persistence of a compression dictionary used for executing the second requests across executions of the first and second requests.Type: GrantFiled: March 17, 2016Date of Patent: October 22, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Frank Haverkamp, Anthony T. Sofia, Joerg-Stephan Vogt
-
Patent number: 10169360Abstract: A computer program product for data compression is provided. The computer program product includes a computer readable storage medium having program instructions embodied therewith. The program instructions are readable and executable by a processing circuit to cause the processing circuit to execute software compression for first requests for data compression that have respective sizes below a predefined threshold, forward second requests for data compression having respective sizes above the predefined threshold to a hardware accelerator and maintain a persistence of a compression dictionary used for executing the second requests across executions of the first and second requests.Type: GrantFiled: November 11, 2015Date of Patent: January 1, 2019Assignee: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: Frank Haverkamp, Anthony T. Sofia, Joerg-Stephan Vogt
-
Publication number: 20170134041Abstract: A computer program product for data compression is provided. The computer program product includes a computer readable storage medium having program instructions embodied therewith. The program instructions are readable and executable by a processing circuit to cause the processing circuit to execute software compression for first requests for data compression that have respective sizes below a predefined threshold, forward second requests for data compression having respective sizes above the predefined threshold to a hardware accelerator and maintain a persistence of a compression dictionary used for executing the second requests across executions of the first and second requests.Type: ApplicationFiled: March 17, 2016Publication date: May 11, 2017Inventors: Frank Haverkamp, Anthony T. Sofia, Joerg-Stephan Vogt
-
Publication number: 20170132241Abstract: A computer program product for data compression is provided. The computer program product includes a computer readable storage medium having program instructions embodied therewith. The program instructions are readable and executable by a processing circuit to cause the processing circuit to execute software compression for first requests for data compression that have respective sizes below a predefined threshold, forward second requests for data compression having respective sizes above the predefined threshold to a hardware accelerator and maintain a persistence of a compression dictionary used for executing the second requests across executions of the first and second requests.Type: ApplicationFiled: November 11, 2015Publication date: May 11, 2017Inventors: Frank Haverkamp, Anthony T. Sofia, Joerg-Stephan Vogt
-
Publication number: 20170116003Abstract: A method, system, and computer program product to dynamically determine the applicability of a hardware accelerator to a request for a function, the request including a set of blocks of input data, are described. Aspects include storing a decision of whether to use the hardware accelerator or a software module to execute the function based on a previously processed request and determining whether the request matches the previously processed request. Aspects also include processing the set of blocks of input data using the hardware accelerator or the software module according to the decision based on the request matching the previously processed request.Type: ApplicationFiled: October 27, 2015Publication date: April 27, 2017Inventors: Amar Devegowda, Frank Haverkamp, Marcel Mitran, Anthony T. Sofia
-
Publication number: 20170116004Abstract: A method, system, and computer program product to dynamically determine the applicability of a hardware accelerator to a request for a function, the request including a set of blocks of input data, are described. Aspects include storing a decision of whether to use the hardware accelerator or a software module to execute the function based on a previously processed request and determining whether the request matches the previously processed request. Aspects also include processing the set of blocks of input data using the hardware accelerator or the software module according to the decision based on the request matching the previously processed request.Type: ApplicationFiled: March 10, 2016Publication date: April 27, 2017Inventors: Amar Devegowda, Frank Haverkamp, Marcel Mitran, Anthony T. Sofia
-
Patent number: 9262625Abstract: Embodiments relate an address translation/specification (ATS) field. An aspect includes receiving a work queue entry from a work queue in a main memory by a hardware accelerator, the work queue entry corresponding to an operation of the hardware accelerator that is requested by user-space software, the work queue entry comprising a first ATS field that describes a structure of the work queue entry. Another aspect includes, based on determining that the first ATS field is consistent with the operation corresponding to the work queue entry and the structure of the work queue entry, executing the operation corresponding to the work queue entry by the hardware accelerator. Another aspect includes, based on determining that the first ATS field is not consistent with the operation corresponding to the work queue entry and the structure of the work queue entry, rejecting the work queue entry by the hardware accelerator.Type: GrantFiled: September 30, 2014Date of Patent: February 16, 2016Assignee: International Business Machines CorporationInventors: Frank Haverkamp, Christian Jacobi, Scot H. Rider, Vikramjit Sethi, Randal C. Swanberg, Joerg-Stephan Vogt
-
Patent number: 9256729Abstract: Embodiments relate an address translation/specification (ATS) field. An aspect includes receiving a work queue entry from a work queue in a main memory by a hardware accelerator, the work queue entry corresponding to an operation of the hardware accelerator that is requested by user-space software, the work queue entry comprising a first ATS field that describes a structure of the work queue entry. Another aspect includes, based on determining that the first ATS field is consistent with the operation corresponding to the work queue entry and the structure of the work queue entry, executing the operation corresponding to the work queue entry by the hardware accelerator. Another aspect includes, based on determining that the first ATS field is not consistent with the operation corresponding to the work queue entry and the structure of the work queue entry, rejecting the work queue entry by the hardware accelerator.Type: GrantFiled: June 20, 2013Date of Patent: February 9, 2016Assignee: International Business Machines CorporationInventors: Frank Haverkamp, Christian Jacobi, Scot H. Rider, Vikramjit Sethi, Randal C. Swanberg, Joerg-Stephan Vogt
-
Patent number: 9229730Abstract: Mechanisms, in a multi-chip data processing system, for performing a boot process for booting each of a plurality of processor chips of the multi-chip data processing system are provided. With these mechanisms, a multi-chip agnostic isolated boot phase operation is performed, in parallel, to perform an initial boot of each of the plurality of processor chips as if each of the processor chips were an only processor chip in the multi-chip data processing system. A multi-chip aware isolated boot phase operation of each of the processor chips is performed in parallel, where each of the processor chips has its own separately configured address space. In addition, a unified configuration phase operation is performed to select a master processor chip from the plurality of processor chips and configure other processor chips in the plurality of processor chips to operate as slave processor chips that are controlled by the master processor chip.Type: GrantFiled: December 17, 2014Date of Patent: January 5, 2016Assignee: International Business Machines CorporationInventors: Eberhard Amann, Frank Haverkamp, Thomas Huth, Jan Kunigk
-
Patent number: 9176977Abstract: Embodiments relate to providing a data stream interface for offloading the inflation/deflation processing of data to a stateless compression accelerator. An aspect includes transmitting a request to inflate or deflate a data stream to a compression accelerator. The request may include references to an input buffer for storing input data from the data stream, an output buffer for storing processed input data, and a state data control block for storing a stream state. The stream state is provided to the compression accelerator to continue processing the data stream responsive to the request being a subsequent request. The compression accelerator is instructed to store a current stream state in the state data control block responsive to the request being a non-final request. Accordingly, the current stream state is received from the compression accelerator responsive to the request being a non-final request. The processed input data is received from the compression accelerator.Type: GrantFiled: September 30, 2014Date of Patent: November 3, 2015Assignee: International Business Machines CorporationInventors: Hartmut Droege, Thomas Fuchs, Frank Haverkamp, Reiner Rieke, Michael Ruettger, Anthony T. Sofia, Joerg-Stephan Vogt, Gunnar von Boehn, Peter B. Yocom
-
Patent number: 9171007Abstract: Embodiments relate to providing a data stream interface for offloading the inflation/deflation processing of data to a stateless compression accelerator. An aspect includes transmitting a request to inflate or deflate a data stream to a compression accelerator. The request may include references to an input buffer for storing input data from the data stream, an output buffer for storing processed input data, and a state data control block for storing a stream state. The stream state is provided to the compression accelerator to continue processing the data stream responsive to the request being a subsequent request. The compression accelerator is instructed to store a current stream state in the state data control block responsive to the request being a non-final request. Accordingly, the current stream state is received from the compression accelerator responsive to the request being a non-final request. The processed input data is received from the compression accelerator.Type: GrantFiled: March 15, 2013Date of Patent: October 27, 2015Assignee: International Business Machines CorporationInventors: Hartmut Droege, Thomas Fuchs, Frank Haverkamp, Reiner Rieke, Michael Ruettger, Anthony T. Sofia, Joerg-Stephan Vogt, Gunnar von Boehn, Peter B. Yocom
-
Publication number: 20150106613Abstract: Mechanisms, in a multi-chip data processing system, for performing a boot process for booting each of a plurality of processor chips of the multi-chip data processing system are provided. With these mechanisms, a multi-chip agnostic isolated boot phase operation is performed, in parallel, to perform an initial boot of each of the plurality of processor chips as if each of the processor chips were an only processor chip in the multi-chip data processing system. A multi-chip aware isolated boot phase operation of each of the processor chips is performed in parallel, where each of the processor chips has its own separately configured address space. In addition, a unified configuration phase operation is performed to select a master processor chip from the plurality of processor chips and configure other processor chips in the plurality of processor chips to operate as slave processor chips that are controlled by the master processor chip.Type: ApplicationFiled: December 17, 2014Publication date: April 16, 2015Inventors: Eberhard Amann, Frank Haverkamp, Thomas Huth, Jan Kunigk
-
Patent number: 8996770Abstract: Integrating link calibration and dynamic topology discovery in a multi-processor system establishes a first of a plurality of processors in the multi-processor system as a director of integrated link calibration and dynamic topology discovery. A plurality of high speed interconnects connects the plurality of processors with each other. The director processor directs calibration of each of the plurality of high speed interconnects via a shared hardware resource. The shared hardware resource is shared among the plurality of processors. Topology of the multi-processor system is incrementally discovered as each of the plurality of high speed interconnects is calibrated based on a result of each of the plurality of high speed interconnects being calibrated.Type: GrantFiled: August 23, 2012Date of Patent: March 31, 2015Assignee: International Business Machines CorporationInventors: Eberhard Amann, Frank Haverkamp, Jan Kunigk, Thomas Huth
-
Publication number: 20150058495Abstract: Embodiments relate to providing a data stream interface for offloading the inflation/deflation processing of data to a stateless compression accelerator. An aspect includes transmitting a request to inflate or deflate a data stream to a compression accelerator. The request may include references to an input buffer for storing input data from the data stream, an output buffer for storing processed input data, and a state data control block for storing a stream state. The stream state is provided to the compression accelerator to continue processing the data stream responsive to the request being a subsequent request. The compression accelerator is instructed to store a current stream state in the state data control block responsive to the request being a non-final request. Accordingly, the current stream state is received from the compression accelerator responsive to the request being a non-final request. The processed input data is received from the compression accelerator.Type: ApplicationFiled: September 30, 2014Publication date: February 26, 2015Inventors: Hartmut Droege, Thomas Fuchs, Frank Haverkamp, Reiner Rieke, Michael Ruettger, Anthony T. Sofia, Joerg-Stephan Vogt, Gunnar von Boehn, Peter B. Yocom
-
Patent number: 8954639Abstract: Integrating link calibration and dynamic topology discovery in a multi-processor system establishes a first of a plurality of processors in the multi-processor system as a director of integrated link calibration and dynamic topology discovery. A plurality of high speed interconnects connects the plurality of processors with each other. The director processor directs calibration of each of the plurality of high speed interconnects via a shared hardware resource. The shared hardware resource is shared among the plurality of processors. Topology of the multi-processor system is incrementally discovered as each of the plurality of high speed interconnects is calibrated based on a result of each of the plurality of high speed interconnects being calibrated.Type: GrantFiled: September 6, 2011Date of Patent: February 10, 2015Assignee: International Business Machines CorporationInventors: Eberhard Amann, Frank Haverkamp, Jan Kunigk, Thomas Huth
-
Patent number: 8954721Abstract: Mechanisms, in a multi-chip data processing system, for performing a boot process for booting each of a plurality of processor chips of the multi-chip data processing system are provided. With these mechanisms, a multi-chip agnostic isolated boot phase operation is performed, in parallel, to perform an initial boot of each of the plurality of processor chips as if each of the processor chips were an only processor chip in the multi-chip data processing system. A multi-chip aware isolated boot phase operation of each of the processor chips is performed in parallel, where each of the processor chips has its own separately configured address space. In addition, a unified configuration phase operation is performed to select a master processor chip from the plurality of processor chips and configure other processor chips in the plurality of processor chips to operate as slave processor chips that are controlled by the master processor chip.Type: GrantFiled: December 8, 2011Date of Patent: February 10, 2015Assignee: International Business Machines CorporationInventors: Eberhard Amann, Frank Haverkamp, Thomas Huth, Jan Kunigk
-
Publication number: 20150020192Abstract: Embodiments relate an address translation/specification (ATS) field. An aspect includes receiving a work queue entry from a work queue in a main memory by a hardware accelerator, the work queue entry corresponding to an operation of the hardware accelerator that is requested by user-space software, the work queue entry comprising a first ATS field that describes a structure of the work queue entry. Another aspect includes, based on determining that the first ATS field is consistent with the operation corresponding to the work queue entry and the structure of the work queue entry, executing the operation corresponding to the work queue entry by the hardware accelerator. Another aspect includes, based on determining that the first ATS field is not consistent with the operation corresponding to the work queue entry and the structure of the work queue entry, rejecting the work queue entry by the hardware accelerator.Type: ApplicationFiled: September 30, 2014Publication date: January 15, 2015Inventors: Frank Haverkamp, Christian Jacobi, Scot H. Rider, Vikramjit Sethi, Randal C. Swanberg, Joerg-Stephan Vogt
-
Publication number: 20140380319Abstract: Embodiments relate an address translation/specification (ATS) field. An aspect includes receiving a work queue entry from a work queue in a main memory by a hardware accelerator, the work queue entry corresponding to an operation of the hardware accelerator that is requested by user-space software, the work queue entry comprising a first ATS field that describes a structure of the work queue entry. Another aspect includes, based on determining that the first ATS field is consistent with the operation corresponding to the work queue entry and the structure of the work queue entry, executing the operation corresponding to the work queue entry by the hardware accelerator. Another aspect includes, based on determining that the first ATS field is not consistent with the operation corresponding to the work queue entry and the structure of the work queue entry, rejecting the work queue entry by the hardware accelerator.Type: ApplicationFiled: June 20, 2013Publication date: December 25, 2014Inventors: Frank Haverkamp, Christian Jacobi, Scot H. Rider, Vikramjit Sethi, Randal C. Swanberg, Joerg-Stephan Vogt