Patents by Inventor Frank Kahlmann
Frank Kahlmann has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10325996Abstract: A semiconductor device is produced by providing a semiconductor substrate, forming an epitaxial layer on the semiconductor substrate, and introducing dopant atoms of a first doping type and dopant atoms of a second doping type into the epitaxial layer.Type: GrantFiled: October 4, 2017Date of Patent: June 18, 2019Assignee: Infineon Technologies AGInventors: Hans-Joachim Schulze, Franz Hirler, Anton Mauder, Helmut Strack, Frank Kahlmann, Gerhard Miller
-
Patent number: 10153276Abstract: In an embodiment, a semiconductor device includes a silicon carbide layer comprising a lateral diode, and a Group III nitride based semiconductor device arranged on the silicon carbide layer.Type: GrantFiled: December 17, 2014Date of Patent: December 11, 2018Assignee: Infineon Technologies Austria AGInventors: Anton Mauder, Khalil Hosseini, Frank Kahlmann
-
Publication number: 20180061962Abstract: A semiconductor device is produced by providing a semiconductor substrate, forming an epitaxial layer on the semiconductor substrate, and introducing dopant atoms of a first doping type and dopant atoms of a second doping type into the epitaxial layer.Type: ApplicationFiled: October 4, 2017Publication date: March 1, 2018Inventors: Hans-Joachim Schulze, Franz Hirler, Anton Mauder, Helmut Strack, Frank Kahlmann, Gerhard Miller
-
Patent number: 9590087Abstract: A transistor includes a source, a drain spaced apart from the source, and a heterostructure body having a two-dimensional charge carrier gas channel for connecting the source and the drain. The transistor further includes a semiconductor field plate disposed between the source and the drain. The semiconductor field plate is configured to at least partly counterbalance charges in the drain when the transistor is in an off state in which the channel is interrupted and a blocking voltage is applied to the drain. The counterbalance charge provided by the semiconductor field plate is evenly distributed over a plane or volume of the semiconductor field plate. Various semiconductor field plate configurations and corresponding manufacturing methods are described herein.Type: GrantFiled: November 13, 2014Date of Patent: March 7, 2017Assignee: Infineon Technologies Austria AGInventors: Wolfgang Werner, Frank Kahlmann, Franz Hirler
-
Publication number: 20160293597Abstract: A semiconductor device includes a first semiconductor device, a second semiconductor device, and a third semiconductor device. The first semiconductor device and the second semiconductor device are integrated to form a half-bridge. The third semiconductor device is a normally-off semiconductor device that is arranged in series with the half-bridge.Type: ApplicationFiled: April 6, 2015Publication date: October 6, 2016Inventors: Gilberto Curatola, Frank Kahlmann
-
Patent number: 9406646Abstract: An embodiment electronic device comprises a semiconductor chip including a first main face, a second main face and side faces each connecting the first main face to the second main face. A metal layer is disposed above the second main face and the side faces, the metal layer including a porous structure.Type: GrantFiled: October 27, 2011Date of Patent: August 2, 2016Assignee: Infineon Technologies AGInventors: Khalil Hosseini, Frank Kahlmann
-
Patent number: 9379050Abstract: An electronic device includes a first transistor device with first contact elements, a second transistor device with second contact elements, and an electrical connection member with a first main face and a second main face opposite to the first main face. The first transistor device is disposed on the first main face of the electrical connection member and the second transistor device is disposed on the second main face of the electrical connection member. One of the first contact elements is electrically connected with one of the second contact elements by a part of the electrical connection member.Type: GrantFiled: February 28, 2013Date of Patent: June 28, 2016Assignee: Infineon Technologies Austria AGInventors: Khalil Hosseini, Frank Kahlmann, Joachim Mahler
-
Publication number: 20160181240Abstract: In an embodiment, a semiconductor device includes a silicon carbide layer comprising a lateral diode, and a Group III nitride based semiconductor device arranged on the silicon carbide layer.Type: ApplicationFiled: December 17, 2014Publication date: June 23, 2016Inventors: Anton Mauder, Khalil Hosseini, Frank Kahlmann
-
Publication number: 20160141405Abstract: A transistor includes a source, a drain spaced apart from the source, and a heterostructure body having a two-dimensional charge carrier gas channel for connecting the source and the drain. The transistor further includes a semiconductor field plate disposed between the source and the drain. The semiconductor field plate is configured to at least partly counterbalance charges in the drain when the transistor is in an off state in which the channel is interrupted and a blocking voltage is applied to the drain. The counterbalance charge provided by the semiconductor field plate is evenly distributed over a plane or volume of the semiconductor field plate. Various semiconductor field plate configurations and corresponding manufacturing methods are described herein.Type: ApplicationFiled: November 13, 2014Publication date: May 19, 2016Inventors: Wolfgang Werner, Frank Kahlmann, Franz Hirler
-
Patent number: 9275973Abstract: An embodiment electronic device comprises a semiconductor chip including a first main face, a second main face and side faces each connecting the first main face to the second main face. A metal layer is disposed above the second main face and the side faces, the metal layer including a porous structure.Type: GrantFiled: October 27, 2011Date of Patent: March 1, 2016Assignee: Infineon Technologies AGInventors: Khalil Hosseini, Frank Kahlmann
-
Publication number: 20140239466Abstract: An electronic device includes a first transistor device with first contact elements, a second transistor device with second contact elements, and an electrical connection member with a first main face and a second main face opposite to the first main face. The first transistor device is disposed on the first main face of the electrical connection member and the second transistor device is disposed on the second main face of the electrical connection member. One of the first contact elements is electrically connected with one of the second contact elements by a part of the electrical connection member.Type: ApplicationFiled: February 28, 2013Publication date: August 28, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Khalil Hosseini, Frank Kahlmann, Joachim Mahler
-
Publication number: 20140001514Abstract: A semiconductor device includes a device region. The device region includes at least one device region section including dopant atoms of a first doping type and with a first doping concentration of at least 1E16 cm?3 and dopant atoms of a second doping type and with a second doping concentration of at least 1E16 cm?3.Type: ApplicationFiled: July 2, 2012Publication date: January 2, 2014Applicant: Infineon Technologies AGInventors: Hans-Joachim Schulze, Franz Hirler, Anton Mauder, Helmut Strack, Frank Kahlmann, Gerhard Miller
-
Patent number: 8610274Abstract: A die structure includes a die and a metallization layer disposed over the front side of the die. The metallization layer includes copper. At least a part of the metallization layer has a rough surface profile. The part with the rough surface profile includes a wire bonding region, to which a wire bonding structure is to be bonded.Type: GrantFiled: September 14, 2010Date of Patent: December 17, 2013Assignee: Infineon Technologies AGInventors: Khalil Hosseini, Frank Kahlmann, Josef Hoeglauer, Ralf Otremba, Georg Meyer-Berg
-
Publication number: 20130105977Abstract: An embodiment electronic device comprises a semiconductor chip including a first main face, a second main face and side faces each connecting the first main face to the second main face. A metal layer is disposed above the second main face and the side faces, the metal layer including a porous structure.Type: ApplicationFiled: October 27, 2011Publication date: May 2, 2013Applicant: Infineon Technologies AGInventors: Khalil Hosseini, Frank Kahlmann
-
Publication number: 20120061835Abstract: A die structure includes a die and a metallization layer disposed over the front side of the die. The metallization layer includes copper. At least a part of the metallization layer has a rough surface profile. The part with the rough surface profile includes a wire bonding region, to which a wire bonding structure is to be bonded.Type: ApplicationFiled: September 14, 2010Publication date: March 15, 2012Applicant: INFINEON TECHNOLOGIES AGInventors: Khalil Hosseini, Frank Kahlmann, Josef Hoeglauer, Ralf Otremba, Georg Meyer-Berg
-
Patent number: 6927662Abstract: The present invention relates to an integrated transformer configuration having a first coil formed from an electrically conductive material having a spiral course with an essentially rectangular cross section. The transformer has a second coil with a spiral course. The first and the second coils are arranged such that they are electrically insulated from one another. The ratio between the height and the width of the rectangular cross section of the first coil is greater than 1.Type: GrantFiled: July 18, 2003Date of Patent: August 9, 2005Assignee: Infineon Technologies AGInventors: Frank Kahlmann, Bernhard Strzalkowski, Wolfgang Werner
-
Patent number: 6853232Abstract: A power switching device has a power switching transistor connected in series in a load circuit with an inductive load portion and a commutation circuit. The commutation circuit is connected in parallel with the gate-drain or base-collector path of the power transistor and has a first Zener diode, which determines the commutation clamping voltage for switching on the power switching transistor during commutation, and an oppositely biased normal diode that is connected in series with the first Zener diode. The commutation circuit further has control elements in order to reduce, during a short time, the commutation clamping voltage at the beginning of each commutation cycle or after an adjustable delay from the beginning of each commutation cycle.Type: GrantFiled: May 27, 2003Date of Patent: February 8, 2005Assignee: Infineon Technologies AGInventors: Rainald Sander, Frank Kahlmann, Veli Kartal, Detlef Kalz, Helmut Hertrich
-
Publication number: 20040056749Abstract: The present invention relates to an integrated transformer configuration having a first coil formed from an electrically conductive material having a spiral course with an essentially rectangular cross section. The transformer has a second coil with a spiral course. The first and the second coils are arranged such that they are electrically insulated from one another. The ratio between the height and the width of the rectangular cross section of the first coil is greater than 1.Type: ApplicationFiled: July 18, 2003Publication date: March 25, 2004Inventors: Frank Kahlmann, Bernhard Strzalkowski, Wolfgang Werner
-
Publication number: 20040027756Abstract: A power switching device has a power switching transistor connected in series in a load circuit with an inductive load portion and a commutation circuit. The commutation circuit is connected in parallel with the gate-drain or base-collector path of the power transistor and has a first Zener diode, which determines the commutation clamping voltage for switching on the power switching transistor during commutation, and an oppositely biased normal diode that is connected in series with the first Zener diode. The commutation circuit further has control elements in order to reduce, during a short time, the commutation clamping voltage at the beginning of each commutation cycle or after an adjustable delay from the beginning of each commutation cycle.Type: ApplicationFiled: May 27, 2003Publication date: February 12, 2004Inventors: Rainald Sander, Frank Kahlmann, Veli Kartal, Detlef Kalz, Helmut Hertrich