Patents by Inventor Franz Schmidberger
Franz Schmidberger has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9619325Abstract: A method renews data in a flash memory which is organized in memory units and whose memory units which have been written to are error-protected using ECC words. The memory units which have been written to are test-read in regularly activated test-reading cycles, and either individual memory units which have been written to or all memory units which have been written to are renewed on the basis of the ECC error states which have occurred in a test-reading cycle.Type: GrantFiled: September 23, 2014Date of Patent: April 11, 2017Assignee: Hyperstone GmbHInventors: Martin Roeder, Christoph Baumhof, Axel Mehnert, Franz Schmidberger
-
Patent number: 9163714Abstract: A bearing arrangement for mounting a gear bolt (1) as the bearing axle for a gearwheel (2) in a transmission housing. The gear bolt (1) is held in the transmission housing by only a single component in the form of an intermediate plate (3).Type: GrantFiled: October 19, 2011Date of Patent: October 20, 2015Assignee: ZF Friedrichshafen AGInventors: Christian Michel, Franz Schmidberger
-
Publication number: 20150286526Abstract: A method renews data in a flash memory which is organized in memory units and whose memory units which have been written to are error-protected using ECC words. The memory units which have been written to are test-read in regularly activated test-reading cycles, and either individual memory units which have been written to or all memory units which have been written to are renewed on the basis of the ECC error states which have occurred in a test-reading cycle.Type: ApplicationFiled: September 23, 2014Publication date: October 8, 2015Inventors: MARTIN ROEDER, CHRISTOPH BAUMHOF, AXEL MEHNERT, FRANZ SCHMIDBERGER
-
Publication number: 20150220433Abstract: A method manages a flash memory for a computer system having flash chips divided into separately erasable physical memory blocks with a limited maximum erasure frequency. The memory blocks are divided into writable pages being subdivided into addressable subpages. The subpages are addressed by a computer via logical sector addresses being converted into physical subpage addresses. The flash memory has a first area containing single-level flash chips with a higher maximum erasure frequency, and a second area containing multi-level flash chips with a lower maximum erasure frequency. If write operations in the first area exceed an upper threshold for a filling level of written memory blocks, a written memory block having a low erasure counter is searched for in the first area, whose valid subpages are transferred into a memory block of the second area. The address allocations for the transferred subpages are updated.Type: ApplicationFiled: April 29, 2014Publication date: August 6, 2015Applicant: HYPERSTONE GMBHInventor: FRANZ SCHMIDBERGER
-
Patent number: 9027440Abstract: A transmission, for a motor vehicle with an auxiliary drive (EM), having a first housing part (2a), a second housing part, a transmission shaft (GW), an auxiliary drive shaft which can be driven by the auxiliary drive (EM), a lay shaft (VW) that is positioned axially parallel to the transmission shaft (GW) and coaxial to the auxiliary drive shaft. The lay shaft (VW) is connected, via a spur wheel stage (Z22, Z23) with the transmission shaft (GW), and the lay shaft (VW) is connected in a rotationally fixed manner with the auxiliary drive shaft and is supported on both sides of the spur wheel stage (Z22, Z23) in a bearing device (9).Type: GrantFiled: November 16, 2012Date of Patent: May 12, 2015Assignee: ZF Friedrichshafen AGInventors: Thomas Schneider, Uwe Firzlaff, Franz Schmidberger, Markus Hoher
-
Patent number: 8717827Abstract: Data bits are programmed in cells of a flash memory which is divided into a multiplicity of separately erasable physical blocks, which are in turn split into individual physical pages to which the data bits can be written. The data bits are held in multilevel cells that store one lower bit and one upper bit per cell. The four states of which are distinguished by three voltage threshold values. The lower states are associated with the lower bit and the upper states are associated with the upper bit. The pages are distinguished by lower pages allocated to the lower bits, and upper pages allocated to the upper bits. Lower and upper pages which contain the same cells are combined by a pairing table to form paired pages. Reliable storage of data bits is achieved by programming paired pages with the same data bits and listing them as reliable paired pages in management data for the flash memory.Type: GrantFiled: February 22, 2013Date of Patent: May 6, 2014Assignee: Hyperstone GmbHInventors: Axel Mehnert, Franz Schmidberger, Christoph Baumhof
-
Patent number: 8706998Abstract: A method manages a flash memory having a plurality of physical blocks. The blocks of the memory are addressed by logic block addresses which are converted into physical block addresses. In each block a deletion counter is run in which the number of deletions of the block is counted, and two regions having different types of flash chips are present. A first region contains single-level flash chips with a large maximum deletion frequency, and a second region contains multi-level flash chips with a lower maximum deletion frequency. When writing to the memory the address conversion of the logic addresses into physical addresses is carried out such that all blocks of the first region are written, when all blocks of the first region have been written and a further writing process is initiated, the block in the first region having the lowest deletion counter is copied into a blank block in the second region.Type: GrantFiled: February 26, 2009Date of Patent: April 22, 2014Assignee: Hyperstone GmbHInventor: Franz Schmidberger
-
Publication number: 20140068390Abstract: An apparatus and a method for correcting data errors in a data block. The data block contains original data which are supplemented by such a security syndrome that the data block effects a correction of at most t data errors, wherein a parallel-operating quick corrector is used. The quick corrector is only designed for a correction of a subset t1 of the set of the at most t data errors, and the quick corrector includes a test encoder, which sets a first test state flag P1 which, in the event of a complete correction of a processed data block, outputs this data block and secondly activates a series-operating post-corrector for at most t data errors. The output signal of the post-corrector is output as an alternative.Type: ApplicationFiled: October 13, 2011Publication date: March 6, 2014Applicant: HYPERSTONE GMBHInventors: Franz Schmidberger, Christoph Baumhof, Axel Mehnert, Steffen Allert
-
Patent number: 8261013Abstract: A method for addressing a memory having a plurality of flash memory chips organized in erasable blocks, which in turn contain writable sectors, and where an erase counter is associated with each memory block. The overwriting of the sectors occurs by way of alternative memory blocks searched in the same chip for low erase counter values, as long as a threshold value of the erase counter is not exceeded. The copying operations are conducted efficiently using a copy command internal to the memory chip. As soon as the threshold value is exceeded, alternative memory blocks are searched in other memory chips as well.Type: GrantFiled: November 26, 2007Date of Patent: September 4, 2012Assignee: Hyperstone GmbHInventor: Franz Schmidberger
-
Publication number: 20120114276Abstract: A bearing arrangement for mounting a gear bolt (1) as the bearing axle for a gearwheel (2) in a transmission housing. The gear bolt (1) is held in the transmission housing by only a single component in the form of an intermediate plate (3).Type: ApplicationFiled: October 19, 2011Publication date: May 10, 2012Applicant: ZF FRIEDRICHSHAFEN AGInventors: Christian MICHEL, Franz SCHMIDBERGER
-
Publication number: 20110302359Abstract: A method manages a flash memory having a plurality of physical blocks. The blocks of the memory are addressed by logic block addresses which are converted into physical block addresses. In each block a deletion counter is run in which the number of deletions of the block is counted, and two regions having different types of flash chips are present. A first region contains single-level flash chips with a large maximum deletion frequency, and a second region contains multi-level flash chips with a lower maximum deletion frequency. When writing to the memory the address conversion of the logic addresses into physical addresses is carried out such that all blocks of the first region are written, when all blocks of the first region have been written and a further writing process is initiated, the block in the first region having the lowest deletion counter is copied into a blank block in the second region.Type: ApplicationFiled: February 26, 2009Publication date: December 8, 2011Applicant: HYPERSTONE GMBHInventor: Franz Schmidberger
-
Publication number: 20100306456Abstract: A method for addressing a memory having a plurality of flash memory chips organized in erasable blocks, which in turn contain writable sectors, and where an erase counter is associated with each memory block. The overwriting of the sectors occurs by way of alternative memory blocks searched in the same chip for low erase counter values, as long as a threshold value of the erase counter is not exceeded. The copying operations are conducted efficiently using a copy command internal to the memory chip. As soon as the threshold value is exceeded, alternative memory blocks are searched in other memory chips as well.Type: ApplicationFiled: November 26, 2007Publication date: December 2, 2010Applicant: HYPERSTONE GMBHInventor: Franz Schmidberger
-
Publication number: 20100250837Abstract: A method for addressing memory pages of a non-volatile memory in a memory system with a memory controller and a further volatile memory. The non-volatile memory is organized in erasable memory blocks with a multiplicity of memory pages, and each memory page, containing a number of sectors, can be written individually. The volatile memory holds an address translation table specifying an assignment of logical memory page addresses to physical memory page addresses. By way of the memory controller, a reconstruction table is stored as a copy of the address translation table in one or more memory blocks in the non-volatile memory, a log book table with data records containing changed assignments of logical memory page addresses to physical memory page addresses, is carried in the volatile memory and, if the log book table exceeds a predetermined size, a changed reconstruction table is stored in the non-volatile memory.Type: ApplicationFiled: May 28, 2008Publication date: September 30, 2010Applicant: Hyperstone GmbHInventors: Franz Schmidberger, Christoph Baumhof