Patents by Inventor Frederic Demolli
Frederic Demolli has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11880249Abstract: Provided is a an electronic system (1) comprising a plurality of sub blocks (21, 22, . . . ), a differential amplifier (3), a voltage regulation loop comprising a first transistor (40) and a variable resistor (5), and a plurality of additional transistors (41, 42, . . . ). The input reference voltage (VRF) and the variable resistor are configured such that a first sub block (21) is supplied with its required power supply output voltage (VDD1) by the transistor to which it is connected. The amplifier is configured to output on each of its outputs a power supply reference voltage (VG1, VG2 . . . ) such that each sub block (22, . . . ) other than the first sub block is supplied with its required power supply output voltage (VDD2 . . . ) by the transistor to which it is connected.Type: GrantFiled: September 30, 2020Date of Patent: January 23, 2024Assignee: THALES DIS FRANCE SASInventors: Benjamin Duval, Olivier Fourquin, Frederic Demolli
-
Publication number: 20230152869Abstract: Provided is a an electronic system (1) comprising a plurality of sub blocks (21, 22, . . . ), a differential amplifier (3), a voltage regulation loop comprising a first transistor (40) and a variable resistor (5), and a plurality of additional transistors (41, 42, . . . ). The input reference voltage (VRF) and the variable resistor are configured such that a first sub block (21) is supplied with its required power supply output voltage (VDD1) by the transistor to which it is connected. The amplifier is configured to output on each of its outputs a power supply reference voltage (VG1, VG2 . . . ) such that each sub block (22, . . . ) other than the first sub block is supplied with its required power supply output voltage (VDD2 . . . ) by the transistor to which it is connected.Type: ApplicationFiled: September 30, 2020Publication date: May 18, 2023Applicant: THALES DIS DESIGN SERVICES SASInventors: Benjamin DUVAL, Olivier FOURQUIN, Frederic DEMOLLI
-
Patent number: 7990666Abstract: An electrostatic discharge protection circuit comprises a comparator coupled between a power supply terminal and ground. The comparator responds to an electrostatic discharge event producing a trigger signal at a comparator output. The comparator comprises a first and second current mirror. The first and second current mirrors each comprise a sense device and a mirror device. The mirror devices are coupled in series between the power supply terminal and ground. The first mirror device produces an incident current and the second mirror device receives an absorption current. With a supply voltage on the power supply terminal equal to or greater than a trigger supply voltage, the absorption current exceeds the incident current and produces a trigger signal at the comparator output. The trigger signal activates a shunt device that shunts current from the power supply terminal to ground.Type: GrantFiled: July 19, 2010Date of Patent: August 2, 2011Assignee: Atmel CorporationInventors: Antoine Riviere, Frederic Demolli, David Bernard
-
Publication number: 20100277841Abstract: An electrostatic discharge protection circuit comprises a comparator coupled between a power supply terminal and ground. The comparator responds to an electrostatic discharge event producing a trigger signal at a comparator output. The comparator comprises a first and second current mirror. The first and second current mirrors each comprise a sense device and a mirror device. The mirror devices are coupled in series between the power supply terminal and ground. The first mirror device produces an incident current and the second mirror device receives an absorption current. With a supply voltage on the power supply terminal equal to or greater than a trigger supply voltage, the absorption current exceeds the incident current and produces a trigger signal at the comparator output. The trigger signal activates a shunt device that shunts current from the power supply terminal to ground.Type: ApplicationFiled: July 19, 2010Publication date: November 4, 2010Applicant: Atmel CorporationInventors: Antoine Riviere, Frederic Demolli, David Bernard
-
Patent number: 7777537Abstract: Aspects of the present invention include a method, apparatus and device for generating a power on reset (POR) signal in relation to the crossing point of two currents wherein at least one current is a quadratic function and the other is a logarithmic function, where each has a mathematical correlation to a function of the power supply voltage.Type: GrantFiled: November 13, 2006Date of Patent: August 17, 2010Assignee: Atmel CorporationInventors: Frederic Demolli, Thierry Soudé, Daniel Payrard, Michel Cuenca
-
Patent number: 7772894Abstract: Aspects of the present invention include a method, apparatus and device for generating a power on reset (POR) signal in relation to the crossing point of two currents wherein at least one current is a quadratic function and the other is an exponential function, where each has a mathematical correlation to a function of a predetermined power supply voltage.Type: GrantFiled: November 13, 2006Date of Patent: August 10, 2010Assignee: Atmel CorporationInventors: Frederic Demolli, Thierry Soude, Daniel Payrard, Michel Cuenca
-
Patent number: 7760476Abstract: An electrostatic discharge protection circuit comprises a comparator coupled between a power supply terminal and ground. The comparator responds to an electrostatic discharge event producing a trigger signal at a comparator output. The comparator comprises a first and second current mirror. The first and second current mirrors each comprise a sense device and a mirror device. The mirror devices are coupled in series between the power supply terminal and ground. The first mirror device produces an incident current and the second mirror device receives an absorption current. With a supply voltage on the power supply terminal equal to or greater than a trigger supply voltage, the absorption current exceeds the incident current and produces a trigger signal at the comparator output. The trigger signal activates a shunt device that shunts current from the power supply terminal to ground.Type: GrantFiled: June 7, 2007Date of Patent: July 20, 2010Assignee: Atmel CorporationInventors: Antoine Riviere, Frederic Demolli, David Bernard
-
Patent number: 7683592Abstract: A low dropout voltage regulator with switching output current boost circuit. In one aspect of the invention, a voltage regulator circuit includes a low dropout voltage regulator providing an output voltage at an output based on an input voltage at an input, and a boost circuit connected to the low dropout voltage regulator. The boost circuit includes a comparator and a boost transistor device for allowing additional current to be provided to the output of the low dropout voltage regulator when the output voltage of the current regulator falls below a predetermined threshold.Type: GrantFiled: September 6, 2006Date of Patent: March 23, 2010Assignee: Atmel CorporationInventors: Thierry Soude, Frederic Demolli, Joao Pedro Antunes Carreira
-
Patent number: 7652455Abstract: A low-dropout (LDO) voltage regulator for generating an output voltage is disclosed. The voltage regulator includes a startup circuit, a curvature corrected bandgap circuit, an error amplifier, a metal oxide semiconductor (MOS) pass device and a voltage slew rate efficient transient response boost circuit. The MOS pass device has a gate node which is coupled to the output of the error amplifier, and a drain node for generating the output voltage. The voltage slew rate efficient transient response boost circuit applies a voltage to the gate node of the MOS pass device to accelerate the response time of the error amplifier in enabling the LDO voltage regulator to reach its final regulated output voltage when an output voltage drop occurs in the LDO voltage regulator.Type: GrantFiled: February 20, 2007Date of Patent: January 26, 2010Assignee: Atmel CorporationInventor: Frederic Demolli
-
Patent number: 7564385Abstract: A current compensation circuit and an optimized current compensation circuit are disclosed for a Parallel Resistors Architecture (PRA) digital-to-analog converter (DAC). The circuits are used to balance code dependent current consumption of the PRA-DAC.Type: GrantFiled: December 18, 2007Date of Patent: July 21, 2009Assignee: ATMEL CorporationInventors: Thierry Soude, Michel Cuenca, Didier Davino, Daniel Payrard, Frederic Demolli
-
Publication number: 20090153380Abstract: A current compensation circuit and an optimized current compensation circuit are disclosed for a Parallel Resistors Architecture (PRA) digital-to-analog converter (DAC). The circuits are used to balance code dependent current consumption of the PRA-DAC.Type: ApplicationFiled: December 18, 2007Publication date: June 18, 2009Applicant: ATMEL CORPORATIONInventors: Thierry Soude, Michel Cuenca, Didier Davino, Daniel Payrard, Frederic Demolli
-
Publication number: 20080304191Abstract: An electrostatic discharge protection circuit comprises a comparator coupled between a power supply terminal and ground. The comparator responds to an electrostatic discharge event producing a trigger signal at a comparator output. The comparator comprises a first and second current mirror. The first and second current mirrors each comprise a sense device and a mirror device. The mirror devices are coupled in series between the power supply terminal and ground. The first mirror device produces an incident current and the second mirror device receives an absorption current. With a supply voltage on the power supply terminal equal to or greater than a trigger supply voltage, the absorption current exceeds the incident current and produces a trigger signal at the comparator output. The trigger signal activates a shunt device that shunts current from the power supply terminal to ground.Type: ApplicationFiled: June 7, 2007Publication date: December 11, 2008Applicant: ATMEL CORPORATIONInventors: Antoine Riviere, Frederic Demolli, David Bernard
-
Publication number: 20080111592Abstract: Aspects of the present invention include a method, apparatus and device for generating a power on reset (POR) signal in relation to the crossing point of two currents wherein at least one current is a quadratic function and the other is an exponential function, where each has a mathematical correlation to a function of a predetermined power supply voltage.Type: ApplicationFiled: November 13, 2006Publication date: May 15, 2008Inventors: Frederic Demolli, Thierry Soude, Daniel Payrard, Michel Cuenca
-
Publication number: 20080115000Abstract: Aspects of the present invention include a method, apparatus and device for generating a power on reset (POR) signal in relation to the crossing point of two currents wherein at least one current is a quadratic function and the other is a logarithmic function, where each has a mathematical correlation to a function of the power supply voltage.Type: ApplicationFiled: November 13, 2006Publication date: May 15, 2008Inventors: Frederic Demolli, Thierry Soude, Daniel Payrard, Michel Cuenca
-
Publication number: 20080054867Abstract: A low dropout voltage regulator with switching output current boost circuit. In one aspect of the invention, a voltage regulator circuit includes a low dropout voltage regulator providing an output voltage at an output based on an input voltage at an input, and a boost circuit connected to the low dropout voltage regulator. The boost circuit includes a comparator and a boost transistor device for allowing additional current to be provided to the output of the low dropout voltage regulator when the output voltage of the current regulator falls below a predetermined threshold.Type: ApplicationFiled: September 6, 2006Publication date: March 6, 2008Inventors: Thierry Soude, Frederic Demolli, Joao Pedro Antunes Carreira
-
Publication number: 20070241728Abstract: A low-dropout (LDO) voltage regulator for generating an output voltage is disclosed. The voltage regulator includes a startup circuit, a curvature corrected bandgap circuit, an error amplifier, a metal oxide semiconductor (MOS) pass device and a voltage slew rate efficient transient response boost circuit. The MOS pass device has a gate node which is coupled to the output of the error amplifier, and a drain node for generating the output voltage. The voltage slew rate efficient transient response boost circuit applies a voltage to the gate node of the MOS pass device to accelerate the response time of the error amplifier in enabling the LDO voltage regulator to reach its final regulated output voltage when an output voltage drop occurs in the LDO voltage regulator.Type: ApplicationFiled: February 20, 2007Publication date: October 18, 2007Applicant: ATMEL CORPORATIONInventor: Frederic Demolli
-
Patent number: 7199565Abstract: A low-dropout (LDO) voltage regulator for generating an output voltage is disclosed. The voltage regulator includes a startup circuit, a curvature corrected bandgap circuit, an error amplifier, a metal oxide semiconductor (MOS) pass device and a voltage slew rate efficient transient response boost circuit. The MOS pass device has a gate node which is coupled to the output of the error amplifier, and a drain node for generating the output voltage. The voltage slew rate efficient transient response boost circuit applies a voltage to the gate node of the MOS pass device to accelerate the response time of the error amplifier in enabling the LDO voltage regulator to reach its final regulated output voltage when an output voltage drop occurs in the LDO voltage regulator.Type: GrantFiled: April 18, 2006Date of Patent: April 3, 2007Assignee: Atmel CorporationInventor: Frederic Demolli