Patents by Inventor Frederick Harrison Fischer
Frederick Harrison Fischer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7895482Abstract: A memory repair circuit for repairing one or more failures in an embedded memory includes at least one fuse register and state machine circuitry coupled to the fuse register. The state machine circuitry implements a first state machine operative: (i) to receive status information regarding the one or more failures in the embedded memory; (ii) to determine whether the memory is repairable based on the status information; (iii) when the memory is deemed repairable, to store an address corresponding to a failed memory cell of the memory; (iv) to burn the address corresponding to the failed memory cell into the fuse register using a voltage source supplied to the memory repair circuit; and (v) to verify that the address corresponding to the failed memory cell was burned into the fuse register.Type: GrantFiled: April 26, 2007Date of Patent: February 22, 2011Assignee: Agere Systems Inc.Inventors: Frederick Harrison Fischer, Richard P. Martin
-
Publication number: 20100157703Abstract: A memory repair circuit for repairing one or more failures in an embedded memory includes at least one fuse register and state machine circuitry coupled to the fuse register. The state machine circuitry implements a first state machine operative: (i) to receive status information regarding the one or more failures in the embedded memory; (ii) to determine whether the memory is repairable based on the status information; (iii) when the memory is deemed repairable, to store an address corresponding to a failed memory cell of the memory; (iv) to burn the address corresponding to the failed memory cell into the fuse register using a voltage source supplied to the memory repair circuit; and (v) to verify that the address corresponding to the failed memory cell was burned into the fuse register.Type: ApplicationFiled: April 26, 2007Publication date: June 24, 2010Inventors: Frederick Harrison Fischer, Richard P. Martin
-
Patent number: 6732311Abstract: An integrated circuit debugger incorporated into an integrated circuit, allowing direct access to internal points within the integrated circuit. By having direct access to internal points within the integrated circuit, the debugger is capable of faster and more accurate debugging. The debugger is able to directly access internal points of the integrated circuit which were previously inaccessible or only accessible indirectly for debugging, such as memory addresses, memory data, read/write strobes, and internal chip states. In addition, by accessing internal points of the integrated circuits directly, debugging instructions can be performed in real-time with minimal interruption to the operation of the integrated circuit.Type: GrantFiled: May 4, 2000Date of Patent: May 4, 2004Assignee: Agere Systems Inc.Inventors: Frederick Harrison Fischer, Scott A. Segan, Vladimir Sindalovsky
-
Patent number: 6513083Abstract: A method and apparatus allowing two independent arbiters which do not directly talk to one another to function on a common system bus, allowing efficient operation of a master controller, and virtually endless capability to add peripherals to the common system bus without problems or major modifications commonly associated with additional arbitration overhead. A master controller sets time slot parameters for an external, subordinate arbiter as often as desired. Based on the time slot parameter information, the subordinate arbiter functions on an electrically separated portion of the common system bus during all times but for a time slot associated with communication of the super arbiter over the entire common system bus. During this time, a tri-state buffer element allows communication between portions of the common system bus.Type: GrantFiled: September 29, 1999Date of Patent: January 28, 2003Assignee: Agere Systems Inc.Inventors: Frederick Harrison Fischer, Kenneth Daniel Fitch, Avinash Velingker, James Frank Vomero, Sucheta Sudhir Chodnekar, Shaun Patrick Whalen
-
Patent number: 6446151Abstract: A method and apparatus allowing two independent arbiters which do not directly talk to one another to function on a common system bus, allowing efficient operation of a master controller, and virtually endless capability to add peripherals to the common system bus without problems or major modifications commonly associated with additional arbitration overhead. A master controller sets time slot parameters for an external, subordinate arbiter as often as desired. Based on the time slot parameter information, the subordinate arbiter functions on an electrically separated portion of the common system bus during all times but for a time slot associated with communication of the super arbiter over the entire common system bus. During this time, a tri-state buffer element allows communication between portions of the common system bus.Type: GrantFiled: September 29, 1999Date of Patent: September 3, 2002Assignee: Agere Systems Guardian Corp.Inventors: Frederick Harrison Fischer, Avinash Velingker, Kenneth Daniel Fitch, Ho Trong Nguyen
-
Patent number: 6438672Abstract: A flexible memory overlaying apparatus and method stores repeatedly referenced information, e.g, common global variables, common code segments, interrupt service routines, and/or any other user or system definable information, in spare addressable circuits accessed by a memory aliasing or overlaying module. The memory aliasing module monitors (or snoops) memory access by a processor to redirect access to certain appropriate addressable circuits to provide faster access to the information than would be available in an access made from main memory. The memory overlaying apparatus and method provides an efficient context switching, e.g., during an interrupt, enables a reduction in the size of instruction code requirements, and helps avoid the occurrences of cache misses, and/or thrashing between cached pages.Type: GrantFiled: June 3, 1999Date of Patent: August 20, 2002Assignee: Agere Systems Guardian Corp.Inventors: Frederick Harrison Fischer, Vladimir Sindalovsky, Scott A. Segan
-
Patent number: 6415369Abstract: A method and apparatus allowing efficient access control to a common data bus by including an isolation device to separate the common data bus, a priority-based arbiter to control access to the internal portion of the common data bus including a processor or other bus master, and a time slot arbiter to control access to the external portion of the common data bus including multiple bus masters, an external memory interface, etc. The common external memory may be allocated for exclusive or non-exclusive use by the various devices utilizing either portion of the isolated common data bus. External devices accessing the external memory may communicate directly with one or more bus masters, e.g., on the internal portion of the common data bus.Type: GrantFiled: August 29, 2000Date of Patent: July 2, 2002Assignee: Agere Systems Guardian Corp.Inventors: Sucheta Sudhir Chodnekar, Frederick Harrison Fischer, Kenneth Daniel Fitch, Avinash Velingker, James Frank Vomero, Shaun Patrick Whalen
-
Patent number: 6131174Abstract: An interlocutor system and method is described that allows for at-speed testing of an embedded microcontroller at the control of an embedded digital signal processor in a system-on-a-chip architecture. The interlocutor system includes a buffer for temporarily storing test program data words output by the DSP and retrieved by the microcontroller being tested and a control circuit for controlling the microcontroller and DSP. The microcontroller, DSP, and interlocutor system are all located on a single integrated circuit.Type: GrantFiled: August 27, 1998Date of Patent: October 10, 2000Assignee: Lucent Technologies Inc.Inventors: Frederick Harrison Fischer, Vladimir Sindalovsky
-
Patent number: 6108371Abstract: A modem having an interactive clearing circuit that provides the facility for the modem to mix interleaved and non-interleaved writes to a FIFO without timing problems or data transfer problems associated with the prior art. The circuit includes a self-clearing error bit circuit that clears the error bits of an interleaved write from the LSR after each FIFO write. In one embodiment, the clearing circuit provides dummy bits to the LSR upon each controller write to the FIFO. This prevents error bits associated with previous interleaved writes from becoming associated with subsequent non-interleaved writes.Type: GrantFiled: May 14, 1996Date of Patent: August 22, 2000Assignee: Lucent Technologies Inc.Inventors: Jalil Fadavi-Ardekani, Frederick Harrison Fischer
-
Patent number: 6011733Abstract: An adaptive addressable circuit redundancy method and apparatus, e.g., an adaptive memory redundancy method and apparatus, utilizes an on-chip processor to test, analyze and reassign spare addressable circuits to replace defective or intermittent addressable circuits. The present invention is applicable both in a manufacturing environment and/or in a field environment wherein the integrated circuit is operational. An adaptive addressable circuit redundancy module intercepts a data path between the on-chip processor and the addressable circuits to reassign defective addresses as necessary to utilize a spare addressable circuit bank. In another embodiment of the present invention, a broadcast write module cuts memory test time almost in half by writing a same data pattern to a significant portion or all of the addressable circuits, e.g., memory, substantially simultaneously.Type: GrantFiled: February 26, 1998Date of Patent: January 4, 2000Assignee: Lucent Technologies Inc.Inventors: Frederick Harrison Fischer, Vladimir Sindalovsky, Scott A. Segan
-
Patent number: 5970013Abstract: An adaptive addressable circuit redundancy method and apparatus, e.g., an adaptive memory redundancy method and apparatus, utilizes an on-chip processor to test, analyze and reassign spare addressable circuits to replace defective or intermittent addressable circuits. The present invention is applicable both in a manufacturing environment and/or in a field environment wherein the integrated circuit is operational. An adaptive addressable circuit redundancy module intercepts a data path between the on-chip processor and the addressable circuits to reassign defective addresses as necessary to utilize a spare addressable circuit bank. In another embodiment of the present invention, a broadcast write module cuts memory test time almost in half by writing a same data pattern to a significant portion or all of the addressable circuits, e.g., memory, substantially simultaneously.Type: GrantFiled: February 26, 1998Date of Patent: October 19, 1999Assignee: Lucent Technologies Inc.Inventors: Frederick Harrison Fischer, Vladimir Sindalovsky