Patents by Inventor Fuchao Wang
Fuchao Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8242876Abstract: A trimmable resistor for use in an integrated circuit is trimmed using a heater. The heater is selectively coupled to a voltage source. The application of voltage to the heater causes the heater temperature to increase and produce heat. The heat permeates through a thermal separator to the trimmable resistor. The resistance of the trimmable resistor is permanently increased or decreased when the temperature of the resistor is increased to a value within a particular range of temperatures.Type: GrantFiled: September 17, 2009Date of Patent: August 14, 2012Assignees: STMicroelectronics, Inc., STMicroelectronics (Grenoble) SASInventors: Olivier Le Neel, Pascale Dumont-Girard, Chengyu Niu, Fuchao Wang, Michel Arnoux
-
Publication number: 20120085748Abstract: An integrated circuit is provided having an active circuit. A heating element is adjacent to the active circuit and configured to heat the active circuit. A temperature sensor is also adjacent to the active circuit and configured to measure a temperature of the active circuit. A temperature controller is coupled to the active circuit and configured to receive a temperature signal from the temperature sensor. The temperature controller operates the heating element to heat the active circuit to maintain the temperature of the active circuit in a selected temperature range.Type: ApplicationFiled: October 11, 2010Publication date: April 12, 2012Applicants: STMICROELECTRONICS ASIA PACIFIC PTE. LTD., STMICROELECTRONICS, INC.Inventors: Olivier Le Neel, Fuchao Wang, Ravi Shankar
-
Patent number: 8110117Abstract: A method includes forming a recess in a first surface of a substrate, the recess having a width, depth, and height selected to correspond to a width, depth, and height of a fluid chamber, forming a sacrificial material in the recess, forming a first heater element, forming a metal layer overlying the first heater element, and forming a nozzle opening in the metal layer to expose the sacrificial material. The method also includes forming a path from a second surface of the substrate to expose the sacrificial material and removing the sacrificial material from the recess to expose the chamber with the selected width, depth, and height, the chamber in fluid communication with the path, the nozzle opening, and a surrounding environment.Type: GrantFiled: April 13, 2009Date of Patent: February 7, 2012Assignee: STMicroelectronics, Inc.Inventors: Fuchao Wang, Ming Fang
-
Patent number: 7964474Abstract: A method includes growing a first oxide region concurrently with a second oxide region in a substrate and forming an inlet path to the first oxide region, the inlet path exposing a first surface of the first oxide region. The method also includes removing the first oxide region to form a chamber, forming a first MOS transistor adjacent the second oxide region, and forming a second MOS transistor separated from the first MOS transistor by the second oxide region.Type: GrantFiled: April 13, 2009Date of Patent: June 21, 2011Assignee: STMicroelectronics, Inc.Inventors: Ming Fang, Fuchao Wang
-
Publication number: 20110081138Abstract: An integrated semiconductor heating assembly includes a semiconductor substrate, a chamber formed therein, and an exit port in fluid communication with the chamber, allowing fluid to exit the chamber in response to heating the chamber. The integrated heating assembly includes a first heating element adjacent the chamber, which can generate heat above a selected threshold and bias fluid in the chamber toward the exit port. A second heating element is positioned adjacent the exit port to generate heat above a selected threshold, facilitating movement of the fluid through the exit port away from the chamber. Addition of the second heating element reduces the amount of heat emitted per heating element and minimizes thickness of a heat absorption material toward an open end of the exit port. Since such material is expensive, this reduces the manufacturing cost and retail price of the assembly while improving efficiency and longevity thereof.Type: ApplicationFiled: December 14, 2010Publication date: April 7, 2011Applicant: STMICROELECTRONICS, INC.Inventors: Ming Fang, Fuchao Wang
-
Patent number: 7881594Abstract: An integrated semiconductor heating assembly includes a semiconductor substrate, a chamber formed therein, and an exit port in fluid communication with the chamber, allowing fluid to exit the chamber in response to heating the chamber. The integrated heating assembly includes a first heating element adjacent the chamber, which can generate heat above a selected threshold and bias fluid in the chamber toward the exit port. A second heating element is positioned adjacent the exit port to generate heat above a selected threshold, facilitating movement of the fluid through the exit port away from the chamber. Addition of the second heating element reduces the amount of heat emitted per heating element and minimizes thickness of a heat absorption material toward an open end of the exit port. Since such material is expensive, this reduces the manufacturing cost and retail price of the assembly while improving efficiency and longevity thereof.Type: GrantFiled: December 27, 2007Date of Patent: February 1, 2011Assignee: STMicroeletronics, Inc.Inventors: Ming Fang, Fuchao Wang
-
Publication number: 20100163116Abstract: A method that includes forming a chamber in a substrate, forming a silicon layer overlying the chamber, etching the silicon layer to remove selected regions and retain a selected portion overlying the chamber, the selected portion being at a location and having dimensions that correspond to a location and to dimensions of a nozzle, and forming a first metal layer adjacent to the selected portion. The method also includes forming a path in the substrate to expose the chamber concurrently with removing the selected portion of the silicon layer to expose the nozzle, the nozzle being in fluid communication with the path, the chamber, and a surrounding environment.Type: ApplicationFiled: April 13, 2009Publication date: July 1, 2010Applicant: STMicroelectronics, Inc.Inventors: Ming Fang, Fuchao Wang
-
Publication number: 20100167497Abstract: A method includes growing a first oxide region concurrently with a second oxide region in a substrate and forming an inlet path to the first oxide region, the inlet path exposing a first surface of the first oxide region. The method also includes removing the first oxide region to form a chamber, forming a first MOS transistor adjacent the second oxide region, and forming a second MOS transistor separated from the first MOS transistor by the second oxide region.Type: ApplicationFiled: April 13, 2009Publication date: July 1, 2010Applicant: STMICROELECTRONICS, INC.Inventors: Ming Fang, Fuchao Wang
-
Publication number: 20100163517Abstract: A method includes forming a recess in a first surface of a substrate, the recess having a width, depth, and height selected to correspond to a width, depth, and height of a fluid chamber, forming a sacrificial material in the recess, forming a first heater element, forming a metal layer overlying the first heater element, and forming a nozzle opening in the metal layer to expose the sacrificial material. The method also includes forming a path from a second surface of the substrate to expose the sacrificial material and removing the sacrificial material from the recess to expose the chamber with the selected width, depth, and height, the chamber in fluid communication with the path, the nozzle opening, and a surrounding environment.Type: ApplicationFiled: April 13, 2009Publication date: July 1, 2010Applicant: STMicroelectronics, Inc.Inventors: Fuchao Wang, Ming Fang
-
Publication number: 20100109122Abstract: Methods of fabricating a multi-layer semiconductor structure are provided. In one embodiment, a method includes depositing a first dielectric layer over a semiconductor structure, depositing a first metal layer over the first dielectric layer, patterning the first metal layer to form a plurality of first metal lines, and depositing a second dielectric layer over the first metal lines and the first dielectric layer. The method also includes removing a portion of the second dielectric layer over selected first metal lines to expose a respective top surface of each of the selected first metal lines. The method further includes reducing a thickness of the selected first metal lines to be less than a thickness of the unselected first metal lines. A multi-layer semiconductor structure is also provided.Type: ApplicationFiled: November 5, 2008Publication date: May 6, 2010Applicant: STMICROELECTRONICS INC.Inventors: Hai Ding, Fuchao Wang, Zhiyong Xie
-
Publication number: 20100073122Abstract: A trimmable resistor for use in an integrated circuit is trimmed using a heater. The heater is selectively coupled to a voltage source. The application of voltage to the heater causes the heater temperature to increase and produce heat. The heat permeates through a thermal separator to the trimmable resistor. The resistance of the trimmable resistor is permanently increased or decreased when the temperature of the resistor is increased to a value within a particular range of temperatures.Type: ApplicationFiled: September 17, 2009Publication date: March 25, 2010Applicants: STMICROELECTRONICS, INC., STMICROELECTRONICS (GRENOBLE) SASInventors: Olivier Le Neel, Pascale Dumont-Girard, Chengyu Niu, Fuchao Wang, Michel Arnoux
-
Publication number: 20090169190Abstract: An integrated semiconductor heating assembly includes a semiconductor substrate, a chamber formed therein, and an exit port in fluid communication with the chamber, allowing fluid to exit the chamber in response to heating the chamber. The integrated heating assembly includes a first heating element adjacent the chamber, which can generate heat above a selected threshold and bias fluid in the chamber toward the exit port. A second heating element is positioned adjacent the exit port to generate heat above a selected threshold, facilitating movement of the fluid through the exit port away from the chamber. Addition of the second heating element reduces the amount of heat emitted per heating element and minimizes thickness of a heat absorption material toward an open end of the exit port. Since such material is expensive, this reduces the manufacturing cost and retail price of the assembly while improving efficiency and longevity thereof.Type: ApplicationFiled: December 27, 2007Publication date: July 2, 2009Applicant: STMicroelectronics, Inc.Inventors: Ming Fang, Fuchao Wang
-
Patent number: 7514714Abstract: A thin film power transistor includes a plurality of first doped regions over a substrate and a second doped region forming a body. At least a portion of the body is disposed between the plurality of first doped regions. The thin film power transistor also includes a gate over the substrate. The thin film power transistor further includes a dielectric layer, at least a portion of which is disposed between (i) the gate and (ii) the first and second doped regions. In addition, the thin film power transistor includes a plurality of contacts contacting the plurality of first doped regions, where the plurality of first doped regions forms a source and a drain of the thin film power transistor. The first doped regions could represent n-type regions (such as N? regions), and the second doped region could represent a p-type region (such as a P? region). The first doped regions could also represent p-type regions, and the second doped region could represent an n-type region.Type: GrantFiled: February 16, 2006Date of Patent: April 7, 2009Assignee: STMicroelectronics, Inc.Inventors: Ming Fang, Fuchao Wang
-
Patent number: 7465660Abstract: A silicide having variable internal metal concentration tuned to surface conditions at the interface between the silicide and adjoining layers is employed within an integrated circuit. Higher silicon/metal (silicon-rich) ratios are employed near the interfaces to adjoining layers to reduce lattice mismatch with underlying polysilicon or overlying oxide, thereby reducing stress and the likelihood of delamination. A lower silicon/metal ratio is employed within an internal region of the silicide, reducing resistivity. The variable silicon/metal ratio is achieved by controlling reactant gas concentrations or flow rates during deposition of the silicide. Thinner silicides with less likelihood of delamination or metal oxidation may thus be formed.Type: GrantFiled: April 28, 2003Date of Patent: December 16, 2008Assignee: STMicroelectronics, Inc.Inventors: Fuchao Wang, Ming Fang
-
Publication number: 20080206919Abstract: A semiconductor device includes a semiconductor material substrate, an opto-electric component formed on the substrate, and a first transparent layer formed on an upper surface of the substrate over the component, the layer having a planar upper surface with a cavity formed therein. The first transparent layer has a selected thickness and a first index of refraction. The semiconductor device further includes a lens having a second index of refraction, the lens being formed in the cavity by flowing a flowable dielectric over the substrate. An upper surface of the lens and the upper surface of the transparent layer may be coplanar, or alternatively, they may lie in separate planes. The semiconductor device may also include a second transparent layer formed over the first layer and lens, as a passivation layer.Type: ApplicationFiled: April 28, 2008Publication date: August 28, 2008Applicant: STMICROELECTRONICS, INC.Inventors: Fuchao Wang, Ming Fang
-
Publication number: 20070200172Abstract: A thin film power transistor includes a plurality of first doped regions over a substrate and a second doped region forming a body. At least a portion of the body is disposed between the plurality of first doped regions. The thin film power transistor also includes a gate over the substrate. The thin film power transistor further includes a dielectric layer, at least a portion of which is disposed between (i) the gate and (ii) the first and second doped regions. In addition, the thin film power transistor includes a plurality of contacts contacting the plurality of first doped regions, where the plurality of first doped regions forms a source and a drain of the thin film power transistor. The first doped regions could represent n-type regions (such as N? regions), and the second doped region could represent a p-type region (such as a P? region). The first doped regions could also represent p-type regions, and the second doped region could represent an n-type region.Type: ApplicationFiled: February 16, 2006Publication date: August 30, 2007Applicant: STMicroelectronics, Inc.Inventors: Ming Fang, Fuchao Wang
-
Publication number: 20060071149Abstract: A semiconductor device includes a semiconductor material substrate, an opto-electric component formed on the substrate, and a first transparent layer formed on an upper surface of the substrate over the component, the layer having a planar upper surface with a cavity formed therein. The first transparent layer has a selected thickness and a first index of refraction. The semiconductor device further includes a lens having a second index of refraction, the lens being formed in the cavity and having a planar upper surface. An upper surface of the lens and the upper surface of the transparent layer may be coplanar, or alternatively, they may lie in separate planes. The semiconductor device may also include a second transparent layer formed over the first layer and lens, as a passivation layer. The first transparent layer may be silicon dioxide, while the lens may be a flowable dielectric.Type: ApplicationFiled: September 30, 2004Publication date: April 6, 2006Applicant: STMicroelectronics, Inc.Inventors: Fuchao Wang, Ming Fang
-
Patent number: 6953925Abstract: A microlens of an inorganic material having a relatively high index of refraction is formed with a convex lower surface for refracting light from above through an underlying spacer layer to converge on a photodiode therebelow. The microlens and photodiode may be replicated in an array of such elements along with color filters and CMOS circuit elements on a semiconductor chip to provide an image sensor. The spacer layer, which has a relatively low refractive index, is subjected to a selective isotropic etch through an opening in an etch mask to define a concave surface that forms an interface with the convex lower surface of the microlens upon subsequent conformal deposition of the material of the microlens.Type: GrantFiled: April 28, 2003Date of Patent: October 11, 2005Assignee: STMicroelectronics, Inc.Inventors: Ming Fang, Fuchao Wang, Hai Ding
-
Publication number: 20040211884Abstract: A microlens of an inorganic material having a relatively high index of refraction is formed with a convex lower surface for refracting light from above through an underlying spacer layer to converge on a photodiode therebelow. The microlens and photodiode may be replicated in an array of such elements along with color filters and CMOS circuit elements on a semiconductor chip to provide an image sensor. The spacer layer, which has a relatively low refractive index, is subjected to a selective isotropic etch through an opening in an etch mask to define a concave surface that forms an interface with the convex lower surface of the microlens upon subsequent conformal deposition of the material of the microlens.Type: ApplicationFiled: April 28, 2003Publication date: October 28, 2004Inventors: Ming Fang, Fuchao Wang, Hai Ding
-
Publication number: 20040070407Abstract: A fingerprint detector having a smooth sensing surface for contact with a fingerprint includes capacitive sensor plates defining an array of sensor cells below the sensing surface and tungsten ESD protection grid lines surrounding each sensor cell. The sensing surface is defined by an alumina layer with the tungsten grid lines embedded therein. The alumina layer provides a sensing surface with improved scratch resistance. The resulting detector is more sensitive in its capacitive sensing due to the relatively high dielectric constant of the alumina layer.Type: ApplicationFiled: October 11, 2002Publication date: April 15, 2004Inventors: Ming Fang, Fuchao Wang, Danielle A. Thomas