Patents by Inventor Fumitaka Arai
Fumitaka Arai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11984394Abstract: A semiconductor memory device including: plural first conductive layers stacked on a substrate; plural second conductive layers each stacked between the first conductive layers; a pillar that extends in a stacking direction of the first and second conductive layers and forms plural memory cells at intersections of the first and second conductive layers in a region where first and second conductive layers are arranged; a first contact plug that extends in the stacking direction of the first and second conductive layers and is connected to the first conductive layers in the region where the first and second conductive layers are arranged; and a second contact plug that extends in the stacking direction of the first and second conductive layers and is connected to the second conductive layers in the region where the first conductive layers and second conductive layers are arranged.Type: GrantFiled: March 19, 2019Date of Patent: May 14, 2024Assignee: Kioxia CorporationInventors: Keisuke Nakatsuka, Yasuhito Yoshimizu, Tomoya Sanuki, Fumitaka Arai
-
Patent number: 11937437Abstract: A semiconductor memory includes a plurality of stripe-like active areas formed by stacking, in a direction perpendicular to a substrate, a plurality of layers extending parallel to the substrate, a first gate electrode formed on first side surfaces of the active areas, the first side surfaces being perpendicular to the substrate, a second gate electrode formed on second side surfaces of the active areas, the second side surfaces being perpendicular to the substrate. The layers are patterned in self-alignment with each other, intersections of the active areas and the first gate electrode form a plurality of memory cells, and the plurality of memory cells in an intersecting plane share the first gate electrode.Type: GrantFiled: July 21, 2021Date of Patent: March 19, 2024Assignee: Kioxia CorporationInventors: Masahiro Kiyotoshi, Akihito Yamamoto, Yoshio Ozawa, Fumitaka Arai, Riichiro Shirota
-
Patent number: 11889689Abstract: According to one embodiment, a semiconductor memory device includes a first conductive layer, a second conductive layer, and at least one memory structure. The first conductive layer includes a first portion, a second portion, and a third portion, a fourth portion, and a fifth portion. The first portion is provided between the second portion and the third portion in a second direction. The second conductive layer includes a sixth portion, a seventh portion, and an eighth portion, a ninth portion, and a tenth portion. The sixth portion is provided between the seventh portion and the eighth portion in the second direction. The second portion is provided between the sixth portion and the eighth portion in the second direction.Type: GrantFiled: March 16, 2021Date of Patent: January 30, 2024Assignee: Kioxia CorporationInventors: Satoshi Nagashima, Fumitaka Arai
-
Publication number: 20230413516Abstract: A semiconductor memory device includes: a first wiring; a first semiconductor layer connected to the first wiring, the first semiconductor layer; a first electrode, the first electrode being connected to the first semiconductor layer; a second electrode disposed between the first electrode and the first wiring, the second electrode being opposed to the first semiconductor layer; a third electrode disposed between the second electrode and the first wiring, the third electrode; a second semiconductor layer disposed between the third electrode and the first semiconductor layer, the second semiconductor layer being opposed to the third electrode; and an electric charge accumulating layer electrically connected to the first wiring via the second semiconductor layer, the electric charge accumulating layer being opposed to the first semiconductor layer.Type: ApplicationFiled: August 29, 2023Publication date: December 21, 2023Applicant: Kioxia CorporationInventors: Teruhisa SONOHARA, Shunichi SENO, Hiroki TOKUHIRA, Fumitaka ARAI
-
Patent number: 11849580Abstract: According to one embodiment, a memory device includes: first and second stacks each including a first semiconductor layers arranged in a first direction perpendicular to a surface of a substrate, the first and second stacks arranged in a second direction parallel to the surface of the substrate; a second semiconductor layer above the first stack in the first direction; a third semiconductor layer above the second stack in the first direction; memory cells between the first semiconductor layers and the word lines; a first transistor on the second semiconductor layer; and a second transistor on the third semiconductor layer. The first and second stacks are arranged at a first pitch, the first and second semiconductor layers are arranged at a second pitch equal to the first pitch.Type: GrantFiled: September 16, 2021Date of Patent: December 19, 2023Assignee: Kioxia CorporationInventor: Fumitaka Arai
-
Patent number: 11778808Abstract: A semiconductor memory device includes: a first wiring; a first semiconductor layer connected to the first wiring, the first semiconductor layer; a first electrode, the first electrode being connected to the first semiconductor layer; a second electrode disposed between the first electrode and the first wiring, the second electrode being opposed to the first semiconductor layer; a third electrode disposed between the second electrode and the first wiring, the third electrode; a second semiconductor layer disposed between the third electrode and the first semiconductor layer, the second semiconductor layer being opposed to the third electrode; and an electric charge accumulating layer electrically connected to the first wiring via the second semiconductor layer, the electric charge accumulating layer being opposed to the first semiconductor layer.Type: GrantFiled: September 13, 2021Date of Patent: October 3, 2023Assignee: Kioxia CorporationInventors: Teruhisa Sonohara, Shunichi Seno, Hiroki Tokuhira, Fumitaka Arai
-
Publication number: 20230309311Abstract: A semiconductor memory device includes a memory cell array and a peripheral circuit. The peripheral circuit includes a plurality of first nodes disposed corresponding to a plurality of first via electrodes, a charging circuit that charges the plurality of first nodes, a discharging circuit that discharges the plurality of first nodes, an address select circuit that electrically conducts one of the plurality of first nodes with the charging circuit or the discharging circuit in response to an input address signal, a plurality of first transistors each disposed in a current path between two of the plurality of first nodes, and a plurality of amplifier circuits that are disposed corresponding to the plurality of first via electrodes and include input terminals connected to any of the plurality of first nodes and output terminals connected to any of the plurality of first via electrodes.Type: ApplicationFiled: September 7, 2022Publication date: September 28, 2023Applicant: Kioxia CorporationInventors: Keiji HOSOTANI, Fumitaka ARAI, Hiroaki KOSAKO, Takayuki KAKEGAWA, Shinya NAITO, Ryo FUKUOKA, Kouji MATSUO
-
Publication number: 20230166322Abstract: A manufacturing method includes: conveying a target to a processing unit by using a conveying arm; conveying the target to a correction information acquiring unit provided in a position different from a position of the processing unit; acquiring position information relating to a position of the target conveyed to the correction information acquiring unit in a three-dimensional space; correcting a conveying position of the conveying arm to the processing unit based on the position information; and executing processing for the target conveyed to the corrected conveying position to manufacture a product.Type: ApplicationFiled: March 16, 2022Publication date: June 1, 2023Applicant: NHK Spring Co., Ltd.Inventors: Ryuichi Numakunai, Kaoru Nagasawa, Fumitaka Arai, Kiyoaki Tanabe, Yukiya Mori, Katsunori Suzuki, Akira Okubo
-
Patent number: 11665908Abstract: A semiconductor memory device comprises: a substrate; a first semiconductor portion provided separated from the substrate in a first direction intersecting a surface of the substrate, the first semiconductor portion extending in a second direction intersecting the first direction; a first gate electrode extending in the first direction; a first insulating portion which is provided between the first semiconductor portion and the first gate electrode, includes hafnium (Hf) and oxygen (O), and includes an orthorhombic crystal as a crystal structure; a first conductive portion provided between the first semiconductor portion and the first insulating portion; and a second insulating portion provided between the first semiconductor portion and the first conductive portion. An area of a facing surface of the first conductive portion facing the first semiconductor portion is larger than an area of a facing surface of the first conductive portion facing the first gate electrode.Type: GrantFiled: September 22, 2020Date of Patent: May 30, 2023Assignee: Kioxia CorporationInventors: Haruka Sakuma, Hidenori Miyagawa, Shosuke Fujii, Kiwamu Sakuma, Fumitaka Arai, Kunifumi Suzuki
-
Patent number: 11610910Abstract: According to one embodiment, a semiconductor memory device includes first and second semiconductor layers and a first conductive layer. The first and second semiconductor layers extend in a first direction. The second semiconductor layer is stacked above the first semiconductor layer in a second direction intersecting the first direction. The first conductive layer intersects the first and second semiconductor layers and extends in the second direction. The first conductive layer includes first and second portions intersecting the first and second semiconductor layers respectively. A width of the first portion in the first direction is smaller than a width of the second portion in the first direction. A thickness of the first semiconductor layer in the second direction is larger than a thickness of the second semiconductor layer in the second direction.Type: GrantFiled: September 10, 2020Date of Patent: March 21, 2023Assignee: Kioxia CorporationInventors: Daisuke Hagishima, Fumitaka Arai, Keiji Hosotani, Masaki Kondo
-
Publication number: 20230014439Abstract: According to one embodiment, a semiconductor memory device includes the following structure. First and second semiconductor layers extend in a first direction. The second semiconductor layer is stacked apart from the first semiconductor layer in a second direction. First, second and third conductive layers and a first insulating layer extend in the second direction and intersect the first and second semiconductor layers. The first insulating layer is provided at a first distance from the first conductive layer in the first direction. The second conductive layer is provided at the first distance from the first insulating layer in the first direction. The third conductive layer is provided at the first distance from the second conductive layer in the first direction.Type: ApplicationFiled: September 13, 2022Publication date: January 19, 2023Applicant: Kioxia CorporationInventors: Keiji HOSOTANI, Fumitaka ARAI
-
Publication number: 20220352188Abstract: A semiconductor memory device includes a first semiconductor layer, first conductive layers, electric charge accumulating portions, a first conductivity-typed second semiconductor layer, a first wiring, a second conductivity-typed third semiconductor layer, and a second conductive layer. The first semiconductor layer extends in a first direction. First conductive layers are arranged in the first direction and extend in a second direction. Electric charge accumulating portions are disposed between the first semiconductor layer and first conductive layers. The second semiconductor layer is connected to one end of the first semiconductor layer. The first wiring is connected to the first semiconductor layer via the second semiconductor layer. The third semiconductor layer is connected to a side surface in a third direction of the first semiconductor layer. The second conductive layer extends in the second direction and is connected to the first semiconductor layer via the third semiconductor layer.Type: ApplicationFiled: March 11, 2022Publication date: November 3, 2022Applicant: Kioxia CorporationInventors: Ryo FUKUOKA, Fumitaka ARAI, Kouji MATSUO, Hiroaki KOSAKO, Keiji HOSOTANI, Takayuki KAKEGAWA, Shinya NAITO, Shinji MORI
-
Publication number: 20220328489Abstract: A semiconductor memory device includes: a first wiring; a first semiconductor layer connected to the first wiring, the first semiconductor layer; a first electrode, the first electrode being connected to the first semiconductor layer; a second electrode disposed between the first electrode and the first wiring, the second electrode being opposed to the first semiconductor layer; a third electrode disposed between the second electrode and the first wiring, the third electrode; a second semiconductor layer disposed between the third electrode and the first semiconductor layer, the second semiconductor layer being opposed to the third electrode; and an electric charge accumulating layer electrically connected to the first wiring via the second semiconductor layer, the electric charge accumulating layer being opposed to the first semiconductor layer.Type: ApplicationFiled: September 13, 2021Publication date: October 13, 2022Applicant: Kioxia CorporationInventors: Teruhisa SONOHARA, Shunichi SENO, Hiroki TOKUHIRA, Fumitaka ARAI
-
Publication number: 20220302016Abstract: A semiconductor memory device includes memory block regions arranged in a first direction, a hook-up region arranged in the first direction with respect to memory block regions, and a wiring region extending in the first direction and arranged with memory block regions and the hook-up region in a second direction. Each of memory block regions includes memory strings extending in the first direction and arranged in the second direction and a first wiring extending in the second direction and connected to memory strings in common. The wiring region includes a second wiring extending in the first direction and connected to first wirings corresponding to memory block regions in common. The hook-up region includes a third wiring connected to the second wiring and a contact electrode extending in a third direction and connected to the third wiring.Type: ApplicationFiled: September 10, 2021Publication date: September 22, 2022Applicant: Kioxia CorporationInventors: Kouji MATSUO, Fumitaka ARAI
-
Publication number: 20220285380Abstract: A semiconductor memory device includes two first electrode films, a first column and a second insulating film. The two first electrode films extend in a first direction and are separated from each other in a second direction. The first column is provided between the two first electrode films and has a plurality of first members and a plurality of insulating members. Each of the first members and each of the insulating members are arranged alternately in the first direction. One of the plurality of first members has a semiconductor pillar, a second electrode film and a first insulating film provided between the semiconductor pillar and the second electrode film. The semiconductor pillar, the first insulating film and the second electrode film are arranged in the second direction. The second insulating film is provided between the first column and one of the two first electrode films.Type: ApplicationFiled: May 27, 2022Publication date: September 8, 2022Applicant: Kioxia CorporationInventors: Wataru SAKAMOTO, Ryota SUZUKI, Tatsuya OKAMOTO, Tatsuya KATO, Fumitaka ARAI
-
Publication number: 20220246633Abstract: According to one embodiment, a memory device includes: first and second stacks each including a first semiconductor layers arranged in a first direction perpendicular to a surface of a substrate, the first and second stacks arranged in a second direction parallel to the surface of the substrate; a second semiconductor layer above the first stack in the first direction; a third semiconductor layer above the second stack in the first direction; memory cells between the first semiconductor layers and the word lines; a first transistor on the second semiconductor layer; and a second transistor on the third semiconductor layer. The first and second stacks are arranged at a first pitch, the first and second semiconductor layers are arranged at a second pitch equal to the first pitch.Type: ApplicationFiled: September 16, 2021Publication date: August 4, 2022Applicant: Kioxia CorporationInventor: Fumitaka ARAI
-
Patent number: 11374015Abstract: A semiconductor memory device includes two first electrode films, a first column and a second insulating film. The two first electrode films extend in a first direction and are separated from each other in a second direction. The first column is provided between the two first electrode films and has a plurality of first members and a plurality of insulating members. Each of the first members and each of the insulating members are arranged alternately in the first direction. One of the plurality of first members has a semiconductor pillar, a second electrode film and a first insulating film provided between the semiconductor pillar and the second electrode film. The semiconductor pillar, the first insulating film and the second electrode film are arranged in the second direction. The second insulating film is provided between the first column and one of the two first electrode films.Type: GrantFiled: July 30, 2020Date of Patent: June 28, 2022Assignee: Kioxia CorporationInventors: Wataru Sakamoto, Ryota Suzuki, Tatsuya Okamoto, Tatsuya Kato, Fumitaka Arai
-
Publication number: 20220130754Abstract: A semiconductor memory device including: plural first conductive layers stacked on a substrate; plural second conductive layers each stacked between the first conductive layers; a pillar that extends in a stacking direction of the first and second conductive layers and forms plural memory cells at intersections of the first and second conductive layers in a region where first and second conductive layers are arranged; a first contact plug that extends in the stacking direction of the first and second conductive layers and is connected to the first conductive layers in the region where the first and second conductive layers are arranged; and a second contact plug that extends in the stacking direction of the first and second conductive layers and is connected to the second conductive layers in the region where the first conductive layers and second conductive layers are arranged.Type: ApplicationFiled: March 19, 2019Publication date: April 28, 2022Applicant: Kioxia CorporationInventors: Keisuke NAKATSUKA, Yasuhito YOSHIMIZU, Tomoya SANUKI, Fumitaka ARAI
-
Publication number: 20220085045Abstract: According to one embodiment, a semiconductor memory device includes a first conductive layer, a second conductive layer, and at least one memory structure. The first conductive layer includes a first portion, a second portion, and a third portion, a fourth portion, and a fifth portion. The first portion is provided between the second portion and the third portion in a second direction. The second conductive layer includes a sixth portion, a seventh portion, and an eighth portion, a ninth portion, and a tenth portion. The sixth portion is provided between the seventh portion and the eighth portion in the second direction. The second portion is provided between the sixth portion and the eighth portion in the second direction.Type: ApplicationFiled: March 16, 2021Publication date: March 17, 2022Applicant: KIOXIA CORPORATIONInventors: Satoshi NAGASHIMA, Fumitaka ARAI
-
Patent number: 11257832Abstract: A semiconductor memory device according to an embodiment, includes a semiconductor pillar extending in a first direction, a first electrode extending in a second direction crossing the first direction, a second electrode provided between the semiconductor pillar and the first electrode, a first insulating film provided between the first electrode and the second electrode and on two first-direction sides of the first electrode, a second insulating film provided between the second electrode and the first insulating film and on two first-direction sides of the second electrode, a third insulating film provided between the second electrode and the semiconductor pillar, and a conductive film provided inside a region interposed between the first insulating film and the second insulating film.Type: GrantFiled: August 23, 2017Date of Patent: February 22, 2022Assignee: Kioxia CorporationInventors: Tatsuya Kato, Fumitaka Arai, Katsuyuki Sekine, Toshiyuki Iwamoto, Yuta Watanabe, Wataru Sakamoto, Hiroshi Itokawa