Patents by Inventor Fumiyoshi Matsuoka
Fumiyoshi Matsuoka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11929106Abstract: A first memory cell includes a first variable resistance element and a first switching element. A control circuit is configured to execute first detection of detecting a first value of a first physical quantity related to the first memory cell, execute first write for storing first data in the first memory cell, execute second detection of detecting a second value of the first physical quantity related to the first memory cell following the first write, and read second data related to the first memory cell based on the first value and the second value. At least one of the first value and the second value is a value during a change in the first physical quantity related to the first memory cell.Type: GrantFiled: March 10, 2022Date of Patent: March 12, 2024Assignee: Kioxia CorporationInventor: Fumiyoshi Matsuoka
-
Publication number: 20230091134Abstract: A first memory cell includes a first variable resistance element and a first switching element. A control circuit is configured to execute first detection of detecting a first value of a first physical quantity related to the first memory cell, execute first write for storing first data in the first memory cell, execute second detection of detecting a second value of the first physical quantity related to the first memory cell following the first write, and read second data related to the first memory cell based on the first value and the second value. At least one of the first value and the second value is a value during a change in the first physical quantity related to the first memory cell.Type: ApplicationFiled: March 10, 2022Publication date: March 23, 2023Applicant: Kioxia CorporationInventor: Fumiyoshi MATSUOKA
-
Patent number: 10803917Abstract: A semiconductor storage device includes a first bank that includes a first memory cell group and writes data into the first memory cell group upon receipt of a first command, a second bank that includes a second memory cell group and writes data into the second memory cell group upon receipt of the first command, and a delay controller that issues the first command for the first bank upon receipt of a second command, and issues the first command for the second bank after an interval of at least a first period.Type: GrantFiled: September 23, 2019Date of Patent: October 13, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi Matsuoka
-
Patent number: 10783933Abstract: A semiconductor memory device includes a power source pad, a first bank including a plurality of memory cells, a second bank including a plurality of memory cells, the first bank being sandwiched between the power source pad and the second bank, first power supply lines connected to the power source pad and supplying power to the first bank and not to the second bank, and second power supply lines connected to the power source pad, passing over the first bank, and supplying power to the second bank and not to the first bank.Type: GrantFiled: April 21, 2020Date of Patent: September 22, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Fumiyoshi Matsuoka, Katsuyuki Fujita
-
Publication number: 20200251153Abstract: A semiconductor memory device includes a power source pad, a first bank including a plurality of memory cells, a second bank including a plurality of memory cells, the first bank being sandwiched between the power source pad and the second bank, first power supply lines connected to the power source pad and supplying power to the first bank and not to the second bank, and second power supply lines connected to the power source pad, passing over the first bank, and supplying power to the second bank and not to the first bank.Type: ApplicationFiled: April 21, 2020Publication date: August 6, 2020Inventors: Fumiyoshi MATSUOKA, Katsuyuki FUJITA
-
Patent number: 10672433Abstract: A semiconductor memory device includes a power source pad, a first bank including a plurality of memory cells, a second bank including a plurality of memory cells, the first bank being sandwiched between the power source pad and the second bank, first power supply lines connected to the power source pad and supplying power to the first bank and not to the second bank, and second power supply lines connected to the power source pad, passing over the first bank, and supplying power to the second bank and not to the first bank.Type: GrantFiled: March 1, 2018Date of Patent: June 2, 2020Assignee: TOSHIBA MEMORY CORPORATIONInventors: Fumiyoshi Matsuoka, Katsuyuki Fujita
-
Publication number: 20200020379Abstract: A semiconductor storage device includes a first bank that includes a first memory cell group and writes data into the first memory cell group upon receipt of a first command, a second bank that includes a second memory cell group and writes data into the second memory cell group upon receipt of the first command, and a delay controller that issues the first command for the first bank upon receipt of a second command, and issues the first command for the second bank after an interval of at least a first period.Type: ApplicationFiled: September 23, 2019Publication date: January 16, 2020Applicant: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi MATSUOKA
-
Patent number: 10424359Abstract: A semiconductor storage device includes a first bank that includes a first memory cell group and writes data into the first memory cell group upon receipt of a first command, a second bank that includes a second memory cell group and writes data into the second memory cell group upon receipt of the first command, and a delay controller that issues the first command for the first bank upon receipt of a second command, and issues the first command for the second bank after an interval of at least a first period.Type: GrantFiled: September 10, 2018Date of Patent: September 24, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi Matsuoka
-
Patent number: 10311931Abstract: According to one embodiment, a semiconductor memory device comprises a first memory cell including a first resistance change element; and a write circuit configured to write data to the first memory cell. The write circuit includes a first circuit including a first input terminal supplied with a first signal based on read data from the first memory cell and a second input terminal supplied with a second signal based on write data to the first memory cell; and a second circuit including a first input terminal supplied with a third signal from an output terminal of the first circuit and a second input terminal supplied with a fourth signal.Type: GrantFiled: March 9, 2018Date of Patent: June 4, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventors: Fumiyoshi Matsuoka, Kosuke Hatsuda
-
Publication number: 20190088303Abstract: According to one embodiment, a semiconductor memory device comprises a first memory cell including a first resistance change element; and a write circuit configured to write data to the first memory cell. The write circuit includes a first circuit including a first input terminal supplied with a first signal based on read data from the first memory cell and a second input terminal supplied with a second signal based on write data to the first memory cell; and a second circuit including a first input terminal supplied with a third signal from an output terminal of the first circuit and a second input terminal supplied with a fourth signal.Type: ApplicationFiled: March 9, 2018Publication date: March 21, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventors: Fumiyoshi MATSUOKA, Kosuke HATSUDA
-
Patent number: 10192604Abstract: A semiconductor storage device includes a cell array including a plurality of memory cells; a sense amplifier reading data of the memory cell; write drivers writing data to the memory cell; a sub cell area including the cell array, the sense amplifier, and the write driver; a memory area including a plurality of sub cell areas; and a control circuit, when performing a first operation of supplying a first voltage to a selected sub cell area, supplying first write data to the sub cell area which performs the first operation, for selecting the sub cell area as a target of the first operation.Type: GrantFiled: August 2, 2018Date of Patent: January 29, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi Matsuoka
-
Patent number: 10192603Abstract: A method for controlling a semiconductor storage device includes causing a control circuit to supply first write data to a sub cell area which performs a first operation of supplying a first voltage to a selected sub cell area. The semiconductor storage device includes a cell array including a plurality of memory cells, a sense amplifier reading data of the memory cell, a write driver writing data to the memory cell, the sub cell area including the cell array, the sense amplifier, and the write driver, a memory area including a plurality of sub cell areas, and the control circuit controlling the sense amplifier and the write driver.Type: GrantFiled: August 2, 2018Date of Patent: January 29, 2019Assignee: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi Matsuoka
-
Publication number: 20190005998Abstract: A semiconductor storage device includes a first bank that includes a first memory cell group and writes data into the first memory cell group upon receipt of a first command, a second bank that includes a second memory cell group and writes data into the second memory cell group upon receipt of the first command, and a delay controller that issues the first command for the first bank upon receipt of a second command, and issues the first command for the second bank after an interval of at least a first period.Type: ApplicationFiled: September 10, 2018Publication date: January 3, 2019Applicant: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi MATSUOKA
-
Publication number: 20180342278Abstract: A method for controlling a semiconductor storage device includes causing a control circuit to supply first write data to a sub cell area which performs a first operation of supplying a first voltage to a selected sub cell area. The semiconductor storage device includes a cell array including a plurality of memory cells, a sense amplifier reading data of the memory cell, a write driver writing data to the memory cell, the sub cell area including the cell array, the sense amplifier, and the write driver, a memory area including a plurality of sub cell areas, and the control circuit controlling the sense amplifier and the write driver.Type: ApplicationFiled: August 2, 2018Publication date: November 29, 2018Applicant: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi MATSUOKA
-
Publication number: 20180342279Abstract: A semiconductor storage device includes a cell array including a plurality of memory cells; a sense amplifier reading data of the memory cell; write drivers writing data to the memory cell; a sub cell area including the cell array, the sense amplifier, and the write driver; a memory area including a plurality of sub cell areas; and a control circuit, when performing a first operation of supplying a first voltage to a selected sub cell area, supplying first write data to the sub cell area which performs the first operation, for selecting the sub cell area as a target of the first operation.Type: ApplicationFiled: August 2, 2018Publication date: November 29, 2018Applicant: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi MATSUOKA
-
Publication number: 20180277171Abstract: A semiconductor memory device includes a power source pad, a first bank including a plurality of memory cells, a second bank including a plurality of memory cells, the first bank being sandwiched between the power source pad and the second bank, first power supply lines connected to the power source pad and supplying power to the first bank and not to the second bank, and second power supply lines connected to the power source pad, passing over the first bank, and supplying power to the second bank and not to the first bank.Type: ApplicationFiled: March 1, 2018Publication date: September 27, 2018Inventors: Fumiyoshi MATSUOKA, Katsuyuki FUJITA
-
Patent number: 10074413Abstract: According to one embodiment, a semiconductor storage device includes: a first bank that includes a first memory cell group and writes data into the first memory cell group upon receipt of a first command; a second bank that includes a second memory cell group and writes data into the second memory cell group upon receipt of the first command; and a delay controller that issues the first command for the first bank upon receipt of a second command, and issues the first command for the second bank after an interval of at least a first period.Type: GrantFiled: September 13, 2016Date of Patent: September 11, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi Matsuoka
-
Patent number: 10056128Abstract: A semiconductor storage device includes a first memory area; a first selection circuit which selectively connects one of first lines to one of first bit lines of the first memory area, the first lines and the first bit lines extending in a first direction; a second memory area; a second selection circuit which selectively connects one of the first lines to one of second bit lines of the second memory area, the second bit lines extending in the first direction; and a third selection circuit which selectively connects one of the first lines to a global bit line and is arranged between the first selection circuit and the second selection circuit, and configured to select the first selection circuit and the second selection circuit. The first memory area, the first selection circuit, the third selection circuit, the second selection circuit, and the second memory area are aligned in this order in the first direction.Type: GrantFiled: October 18, 2017Date of Patent: August 21, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventors: Fumiyoshi Matsuoka, Tadashi Miyakawa
-
Patent number: 10043564Abstract: A semiconductor memory device includes a cell array including a plurality of memory cells; a sense amplifier reading data of the memory cell; write drivers writing data to the memory cell; a sub cell area including the cell array, the sense amplifier, and the write driver; a memory area including a plurality of sub cell areas; and a control circuit, when performing a first operation of supplying a first voltage to a selected sub cell area, supplying first write data to the sub cell area which performs the first operation, for selecting the sub cell area as a target of the first operation.Type: GrantFiled: February 21, 2017Date of Patent: August 7, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi Matsuoka
-
Patent number: 9966123Abstract: According to one embodiment, a semiconductor memory device includes a first memory cell capable of storing one of first and second data, first and second lines coupled to the first memory cell, a first controller capable of simultaneously outputting first and second signals, and a first driver configured to apply a first voltage to the first line and apply a second voltage to the second line according to the first data and an asserted first signal in the first data writing, and apply a third voltage to the first line and apply a fourth voltage to the second line according to the second data and an asserted second signal in the second data writing.Type: GrantFiled: March 3, 2017Date of Patent: May 8, 2018Assignee: TOSHIBA MEMORY CORPORATIONInventor: Fumiyoshi Matsuoka