Patents by Inventor Garrett S. Koch
Garrett S. Koch has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7562267Abstract: In a first aspect, a first method is provided that includes the steps of (1) transmitting a first signal representative of a test operation from a test circuit to a memory via a first signal path; (2) transmitting a second signal, synchronized with the first signal, from the test circuit to the memory via a second signal path; and (3) initiating the test operation on the memory in response to the second signal arriving at the memory. Numerous other aspects are provided.Type: GrantFiled: December 28, 2004Date of Patent: July 14, 2009Assignees: International Business Machines Corporation, Kabushiki Kaisha ToshibaInventors: Anthony G. Aipperspach, Louis B. Bushard, Akihiko Fukui, Garrett S. Koch
-
Patent number: 7117400Abstract: An integrated circuit including: a set of bitlines; a set of data lines; means for coupling each respective data line to a first respective bitline or to a second respective bitline based on a steering signal, the second respective bitline being adjacent to the first respective bitline; and means for maintaining the first respective bitline at a desired potential after the data line is coupled to the second bitline.Type: GrantFiled: November 13, 2002Date of Patent: October 3, 2006Assignee: International Business Machines CorporationInventors: Kevin A. Batson, Robert E. Busch, Garrett S. Koch, Fred J. Towler, Reid A. Wistort
-
Patent number: 7003704Abstract: A system and methodology for testing memory in an integrated circuit implementing BIST testing to calculate row and column redundancy and enable replacement of a defective row or column of memory cells. The system comprises circuitry for detecting a first single memory cell failure in a row; and, recording the I/O value of the first Single Cell Fail (SCF). A circuit is provided for detecting whether more than one single cell failure has occurred for a tested row, and, in response to detecting a second SCF, comparing recorded I/O value of the subsequent tested row, with the I/O value associated with the first failed memory cell. Upon detection of defective bits, the defective column and row of memory having corresponding defective bits set is replaced.Type: GrantFiled: November 12, 2002Date of Patent: February 21, 2006Assignee: International Business Machines CorporationInventors: R. Dean Adams, Thomas J. Eckenrode, Steven L. Gregor, Garrett S. Koch
-
Publication number: 20040153899Abstract: An integrated circuit including: a set of bitlines; a set of data lines; means for coupling each respective data line to a first respective bitline or to a second respective bitline based on a steering signal, the second respective bitline being adjacent to the first respective bitline; and means for maintaining the first respective bitline at a desired potential after the data line is coupled to the second bitline.Type: ApplicationFiled: November 13, 2002Publication date: August 5, 2004Applicant: International Business Machines CorporationInventors: Kevin A. Batson, Robert E. Busch, Garrett S. Koch, Fred J. Towler, Reid A. Wistort
-
Publication number: 20040093540Abstract: A system and methodology for testing memory in an integrated circuit implementing BIST testing to calculate row and column redundancy and enable replacement of a defective row or column of memory cells. The system comprises circuitry for detecting a first single memory cell failure in a row; and, an encoder device for determining a bit location of a first single memory cell failed. An encoded value representing the bit location of the detected failed memory cell is stored in a register. A circuit is provided for detecting whether more than one single cell failure has occurred for a tested row, and, in response to detecting more than one single cell failure for a tested row, the circuit generates a bit indicating that tested row as a defective row to be replaced.Type: ApplicationFiled: November 12, 2002Publication date: May 13, 2004Applicant: INTERNATIONAL BUSINESS MACHINES CORPORATIONInventors: R. Dean Adams, Thomas J. Eckenrode, Steven L. Gregor, Garrett S. Koch
-
Patent number: 6430073Abstract: A Dynamic Content Addressable Memory (DCAM) cell topology that contains fewer that can perform a “hidden” refresh of stored data that does not delay nor interrupt the CAM search cycle, thereby providing SCAM-like performance. A non-destructive read operation, is performed such that the stored-data does not have to be written back because of a refresh-read operation. A reliable CAM search can be performed after a read operation and before or even while the refresh-data is being written back. Soft-error detection processes can be performed on each CAM entry during the pendency of the refresh cycle. The DCAM cell can be used in a digital system such as a digital computer and a Network Router.Type: GrantFiled: December 6, 2000Date of Patent: August 6, 2002Assignee: International Business Machines CorporationInventors: Kevin A. Batson, Robert E. Busch, Garrett S. Koch
-
Publication number: 20020067632Abstract: A Dynamic Content Addressable Memory (DCAM) cell topology that contains fewer that can perform a “hidden” refresh of stored data that does not delay nor interrupt the CAM search cycle, thereby providing SCAM-like performance. A non-destructive read operation, is performed such that the stored-data does not have to be written back because of a refresh-read operation. A reliable CAM search can be performed after a read operation and before or even while the refresh-data is being written back. Soft-error detection processes can be performed on each CAM entry during the pendency of the refresh cycle. The DCAM cell can be used in a digital system such as a digital computer and a Network Router.Type: ApplicationFiled: December 6, 2000Publication date: June 6, 2002Inventors: Kevin A. Batson, Robert E. Busch, Garrett S. Koch
-
Patent number: 6282144Abstract: A multi-port memory is provided that includes means for receiving synchronous memory requests, means for receiving asynchronous memory requests, and means for processing the received synchronous and asynchronous memory requests simultaneously. Systems and methods that employ the multi-port memory are also provided.Type: GrantFiled: March 13, 2000Date of Patent: August 28, 2001Assignee: International Business Machines CorporationInventors: Kevin A. Batson, Garrett S. Koch, Sebastian T. Ventrone
-
Patent number: 5796745Abstract: A memory Array Built-In Self-Test (ABIST) circuit is disclosed that will test a multi-port memory array. A programmable pattern generator for the ABIST circuit allows for different R/W data operations to be performed at the same or adjacent address locations within a multi-port memory array. The programmable pattern generator comprises a data generator, a read/write controller, and an address counter, each having the same number of outputs as ports of the multi-port memory array. The programmable pattern generator also comprises a frequency controller. The data generator is programmed with the appropriate data patterns for the memory array, and the read/write controller is programmed with the appropriate read/write patterns for the memory array. The address counter is to provide the same or different addresses on each port of the multi-port array, and the frequency controller is programmed with the appropriate frequency information to determine the number of read/write operations per cell in the memory array.Type: GrantFiled: July 19, 1996Date of Patent: August 18, 1998Assignee: International Business Machines CorporationInventors: Robert D. Adams, John Connor, Garrett S. Koch, Luigi Ternullo, Jr.
-
Patent number: 5563833Abstract: An associated memory structure having a plurality of memories amenable for testing and a method of testing the memories is provided. First and second memories are formed, wherein data in the first memory provides a basis for at least a portion of the input to the second memory during functional operation of two memories. Preferably, an output latch for receiving the output test data from the first memory is provided. Means are provided for loading the first memory with data which is utilized as a basis for providing at least a portion of the input to the second memory. An access path from the output port of the first memory to the input port of the second memory allows use of the data in the first memory to generate at least a portion of the input to the second memory. The first memory is first tested independently of the second memory. Thereafter, the first memory is loaded with preconditioned data that is used as a basis for inputs to the second memory during testing of the second memory.Type: GrantFiled: March 3, 1995Date of Patent: October 8, 1996Assignee: International Business Machines CorporationInventors: Robert D. Adams, John Connor, James J. Covino, Roy C. Flaker, Garrett S. Koch, Alan L. Roberts, Jose R. Sousa, Luigi Ternullo, Jr.
-
Patent number: 5535164Abstract: The present invention, provides a single BIST which can test various memories of different sizes, types and characteristics by using a state machine to select and generate all patterns required for testing all of the memories on the chip, and impressing all of the data, including expected data, and address information on all of the memories simultaneously. The BIST also generates unique (separate) control signals for the various memories and impresses these control signals on the various memories. The BIST selectively asserts the various control signals so as to apply (write) the data and to read and capture (load result) failure information only to/from those memories whose unique controls are asserted.Type: GrantFiled: March 3, 1995Date of Patent: July 9, 1996Assignee: International Business Machines CorporationInventors: Robert D. Adams, John Connor, Garrett S. Koch, Stuart D. Rapoport, Luigi Ternullo, Jr.
-
Patent number: 5317573Abstract: Fail information from testing of a DUT memory array is captured and compressed by utilizing a compression matrix which is related in size to the available redundancy associated with the DUT (device under test) memory array, and which, in essence, defines the limits of redundancy repair. The compression matrix includes a plurality of matrix cells fewer in number than the number of memory cells in the DUT memory array and is arranged in a matrix of compression rows and compression columns, the number R of compression rows in the compression matrix being equal to (a predetermined number of redundant rows in the memory array) times (a predetermined number of redundant memory columns+1), and the number C of compression columns in the compression matrix being equal to (a predetermined number of redundant memory columns) times (a predetermined number of redundant memory rows+1). The compression matrix is loaded with the fail information concurrently with testing of the DUT memory array.Type: GrantFiled: February 24, 1992Date of Patent: May 31, 1994Assignee: International Business Machines CorporationInventors: Orest Bula, Garrett S. Koch, Justin A. Woyke, Richard S. Gomez
-
Patent number: 5093584Abstract: A clock circuit, together with a control current generator and a ratio circuit coupled thereto. The ratio circuit, of the invention, utilizes at least two capacitors each of which is coupled in series with a respective transistor and arranged in parallel with one another. Each capacitor transistor transistor pair is in parallel to the other and coupled between the control current generator and ground so that at least one of the transistors in a selected capacitor transistor series can be selectively turned off while the other can be directly controlled by the clock cycle. This circuit, generates timing edges within a clock cycle which timing edges can be any fraction of the clock cycle, and comprises a clock, a controlled current generator, and a ratio circuit coupled to the clock and the generator.Type: GrantFiled: May 6, 1991Date of Patent: March 3, 1992Assignee: International Business Machines CorporationInventors: Justin A. Woyke, Orest Bula, Garrett S. Koch, Richard S. Gomez