Patents by Inventor Gary K. Giust
Gary K. Giust has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9003549Abstract: A third party provides an analysis of an analog signal property derived from an electronic device. A data set describing an analog signal property is obtained. The data set is derived from at least one measurement on the signal. A permission set based on data received from a supplier entity is maintained. A consumer entity having permissions are permitted access to information computed from the data set. A consumer input from the consumer entity is received. The consumer input represents a request for the analysis result. A determination is made based on permissions that the consumer entity is permitted access to the computed information. An analysis result from the data set is computed after receiving the consumer input. The analysis result is provided to the consumer entity. This abstract is not to be considered limiting, since other embodiments may deviate from the features described in this abstract.Type: GrantFiled: August 8, 2011Date of Patent: April 7, 2015Inventor: Gary K. Giust
-
Patent number: 8891602Abstract: An apparatus and method for receiving a signal waveform representing a signal-under-test (SUT), and a noise waveform representing noise measured in the absence of the SUT. An environment waveform is derived from the noise waveform and the signal waveform, and a jitter spectrum is computed from the environment waveform. An environment spur is detected, where the environment spur includes a spur in the jitter spectrum of the environment waveform. A jitter spectrum of the signal waveform is computed, and one or more signal spurs are detected, where the one or more signal spurs include one or more spurs in the jitter spectrum of the signal waveform. A measure of jitter for the SUT is derived from the one or more signal spurs after reducing the presence of at least one of the one or more signal spurs in response to detecting the environment spur.Type: GrantFiled: April 30, 2012Date of Patent: November 18, 2014Inventor: Gary K. Giust
-
Patent number: 8473233Abstract: A clock timing signal derived from a clock timing source is converted into samples obtained at a plurality of sample times, each sample representing an amplitude of a clock timing signal at a corresponding sample time. A time-domain histogram of deterministic jitter (DJ) is derived from a plurality of the samples. A set of measurement-based data that is not derived from the samples is also received, from which a time-domain histogram of random jitter (RJ) is derived. A jitter measurement is determined by convolving the time-domain histograms of DJ and RJ. Tangible non-transitory computer-readable storage devices can contain instructions that when carried out on processor(s) carry out the above process An apparatus has a clock sampling unit and a signal analyzer to derive the measure of jitter. This abstract is not to be considered limiting, since other embodiments may deviate from the features described in this abstract.Type: GrantFiled: May 18, 2010Date of Patent: June 25, 2013Inventor: Gary K. Giust
-
Publication number: 20120053953Abstract: A third party provides an analysis of an analog signal property derived from an electronic device. A data set describing an analog signal property is obtained. The data set is derived from at least one measurement on the signal. A permission set based on data received from a supplier entity is maintained. A consumer entity having permissions are permitted access to information computed from the data set. A consumer input from the consumer entity is received. The consumer input represents a request for the analysis result. A determination is made based on permissions that the consumer entity is permitted access to the computed information. An analysis result from the data set is computed after receiving the consumer input. The analysis result is provided to the consumer entity. This abstract is not to be considered limiting, since other embodiments may deviate from the features described in this abstract.Type: ApplicationFiled: August 8, 2011Publication date: March 1, 2012Inventor: Gary K. Giust
-
Patent number: 6977400Abstract: A method for fabricating a semiconducting device on a substrate, where the improvement includes forming a strained silicon germanium channel layer on the substrate. A gate insulation layer is formed on top of the strained silicon germanium channel layer, at a temperature that does not exceed about eight hundred centigrade. A gate electrode is formed on top of the gate insulation layer, and the gate electrode is patterned. A low dose drain dopant is impregnated into the substrate, and activated with a first laser anneal. A source-drain dopant is impregnated into the substrate, and activated with a second laser anneal. After the step of activating the low dose drain dopant with the first laser anneal, an insulating layer is formed around the gate electrode, at a temperature that does not exceed about eight hundred centigrade, and a spacer is formed around the gate electrode. The spacer is formed of a material that is reflective to the second laser anneal.Type: GrantFiled: February 18, 2003Date of Patent: December 20, 2005Assignee: LSI Logic CorporationInventors: Helmut Puchner, Gary K. Giust
-
Patent number: 6770947Abstract: A severable horizontal portion of a fuse link is formed relative to a vertically configured structure in an IC to promote separation of the severable portion upon applying energy from a laser beam. The vertically configured structure may be a reduced vertical thickness of the severable portion, an elevated lower surface of the severable portion above adjoining portions of the fuse link, a protrusion which supports the severable portion at a height greater than a height of the adjoining portions of the fuse link, flowing the melted severable portion down sloped surfaces away from a break point, and a propellent material beneath the severable portion which explodes to ablate the severable portion.Type: GrantFiled: February 12, 2003Date of Patent: August 3, 2004Assignee: LSI Logic CorporationInventors: Gary K. Giust, Ruggero Castagnetti, Yauh-Ching Liu, Shiva Ramesh
-
Publication number: 20030155629Abstract: A severable horizontal portion of a fuse link is formed relative to a vertically configured structure in an IC to promote separation of the severable portion upon applying energy from a laser beam. The vertically configured structure may be a reduced vertical thickness of the severable portion, an elevated lower surface of the severable portion above adjoining portions of the fuse link, a protrusion which supports the severable portion at a height greater than a height of the adjoining portions of the fuse link, flowing the melted severable portion down sloped surfaces away from a break point, and a propellent material beneath the severable portion which explodes to ablate the severable portion.Type: ApplicationFiled: February 12, 2003Publication date: August 21, 2003Inventors: Gary K. Giust, Ruggero Castagnetti, Yauh-Ching Liu, Shiva Ramesh
-
Publication number: 20030146494Abstract: A method for fabricating a semiconducting device on a substrate, where the improvement includes forming a strained silicon germanium channel layer on the substrate. A gate insulation layer is formed on top of the strained silicon germanium channel layer, at a temperature that does not exceed about eight hundred centigrade. A gate electrode is formed on top of the gate insulation layer, and the gate electrode is patterned. A low dose drain dopant is impregnated into the substrate, and activated with a first laser anneal. A source-drain dopant is impregnated into the substrate, and activated with a second laser anneal. After the step of activating the low dose drain dopant with the first laser anneal, an insulating layer is formed around the gate electrode, at a temperature that does not exceed about eight hundred centigrade, and a spacer is formed around the gate electrode. The spacer is formed of a material that is reflective to the second laser anneal.Type: ApplicationFiled: February 18, 2003Publication date: August 7, 2003Applicant: LSI Logic CorporationInventors: Helmut Puchner, Gary K. Giust
-
Patent number: 6566730Abstract: A severable horizontal portion of a fuse link is formed relative to a vertically configured structure in an IC to promote separation of the severable portion upon applying energy from a laser beam. The vertically configured structure may be a reduced vertical thickness of the severable portion, an elevated lower surface of the severable portion above adjoining portions of the fuse link, a protrusion which supports the severable portion at a height greater than a height of the adjoining portions of the fuse link, flowing the melted severable portion down sloped surfaces away from a break point, and a propellent material beneath the severable portion which explodes to ablate the severable portion.Type: GrantFiled: November 27, 2000Date of Patent: May 20, 2003Assignee: LSI Logic CorporationInventors: Gary K. Giust, Ruggero Castagnetti, Yauh-Ching Liu, Shiva Ramesh
-
Patent number: 6544854Abstract: A method for fabricating a semiconducting device on a substrate, where the improvement includes forming a strained silicon germanium channel layer on the substrate. A gate insulation layer is formed on top of the strained silicon germanium channel layer, at a temperature that does not exceed about eight hundred centigrade. A gate electrode is formed on top of the gate insulation layer, and the gate electrode is patterned. A low dose drain dopant is impregnated into the substrate, and activated with a first laser anneal. A source-drain dopant is impregnated into the substrate, and activated with a second laser anneal. After the step of activating the low dose drain dopant with the first laser anneal, an insulating layer is formed around the gate electrode, at a temperature that does not exceed about eight hundred centigrade, and a spacer is formed around the gate electrode. The spacer is formed of a material that is reflective to the second laser anneal.Type: GrantFiled: November 28, 2000Date of Patent: April 8, 2003Assignee: LSI Logic CorporationInventors: Helmut Puchner, Gary K. Giust
-
Publication number: 20020173087Abstract: A method for fabricating an SRAM device having a standard well tub, where an additional well tub is deposited within the standard well tub. In this manner, the dopant concentration is increased in the well area of the SRAM device, which increases both the isolation punchthrough tolerance and the SER immunity of the device. The additional well tub is deposited to a depth that is shallower than the standard well tub. The additional well tub is deposited using an ion implantation process using the same mask set as that used for the threshold voltage adjustment deposition. Thus, no additional mask layer is required to deposit the additional well tub, and the all of the expenses normally associated with an additional mask layer are avoided.Type: ApplicationFiled: July 9, 2002Publication date: November 21, 2002Applicant: LSI Logic CorporationInventors: Helmut Puchner, Gary K. Giust, Weiran Kong
-
Patent number: 6455363Abstract: A method for fabricating an SRAM device having a standard well tub, where an additional well tub is deposited within the standard well tub. In this manner, the dopant concentration is increased in the well area of the SRAM device, which increases both the isolation punchthrough tolerance and the SER immunity of the device. The additional well tub is deposited to a depth that is shallower than the standard well tub. The additional well tub is deposited using an ion implantation process using the same mask set as that used for the threshold voltage adjustment deposition. Thus, no additional mask layer is required to deposit the additional well tub, and the all of the expenses normally associated with an additional mask layer are avoided.Type: GrantFiled: July 3, 2000Date of Patent: September 24, 2002Assignee: LSI Logic CorporationInventors: Helmut Puchner, Gary K. Giust, Weiran Kong
-
Patent number: 6442061Abstract: A method of forming a memory cell according to the present invention. A first pass gate transistor is formed of a first transistor type. The first pass gate transistor has a gate oxide with a first thickness. The source of the first pass gate transistor is electrically connected to a first bit line, and the drain of the first pass gate transistor is electrically connected to a first state node. The gate of the first pass gate transistor is electrically connected to a memory cell enable line. A second pass gate transistor is also formed of the first transistor type. The second pass gate transistor also has a gate oxide with the first thickness. The source of the second pass gate transistor is electrically connected to a second bit line, and the drain of the second pass gate transistor is electrically connected to a second state node. The gate of the second pass gate transistor is electrically connected to the memory cell enable line. A first state node transistor is also formed of the first transistor type.Type: GrantFiled: February 14, 2001Date of Patent: August 27, 2002Assignee: LSI Logic CorporationInventors: Weiran Kong, Gary K. Giust, Ramnath Venkatraman, Yauh-Ching Liu, Franklin Duan, Ruggero Castagnetti, Steven M. Peterson, Myron J. Buer, Minh Tien Nguyen
-
Patent number: 6413848Abstract: Provided are a self-aligned semiconductor fuse structure, a method of making such a fuse structure, and apparatuses incorporating such a fuse structure. The fuse break point, that point at which the electrical link of which the fuse is part is severed by a laser beam, is self-aligned by the use of photolithographically patterned anti-reflective dielectric coatings. The self-alignment allows the size location of the break point to be less sensitive to the laser beam size and alignment. This has several advantages including allowing photolithographic control and effective size reduction of the laser spot irradiating the fuse material and surrounding structure. This permits reduced fuse pitch, increasing density and the efficiency of use of chip area, and results in reduced thermal exposure, which causes less damage to chip. In addition, laser alignment is less critical and therefore less timely, which increases throughput in fabrication.Type: GrantFiled: March 23, 2000Date of Patent: July 2, 2002Assignee: LSI Logic CorporationInventors: Gary K. Giust, Ruggero Castagnetti, Yauh-Ching Liu, Subramanian Ramesh
-
Patent number: 6259146Abstract: Provided are a self-aligned semiconductor fuse structure, a method of making such a fuse structure, and apparatuses incorporating such a fuse structure. The fuse break point, that point at which the electrical link of which the fuse is part is severed by a laser beam, is self-aligned by the use of photolithographically patterned dielectric and a heat sink material. The self-alignment allows the size and location of the break point to be more forgiving of the laser beam size and alignment. This has several advantages, including allowing photolithographic control and effective size reduction of the laser spot irradiating the fuse material and surrounding structure. This permits reduced fuse pitch, increasing density and the efficiency of use of chip area, and results in reduced thermal exposure, which causes less damage to chip. In addition, laser alignment is less critical and therefore less time-consuming, which increases throughput in fabrication.Type: GrantFiled: July 17, 1998Date of Patent: July 10, 2001Assignee: LSI Logic CorporationInventors: Gary K. Giust, Ruggero Castagnetti, Yauh-Ching Liu, Subramanian Ramesh
-
Patent number: 6218276Abstract: Provided is a method of forming a silicide layer on the top and sidewall surfaces of a polysilicon gate/interconnect in a MOS transistor and on the exposed surfaces of the source and drain regions of the transistor. Devices produced according to the present invention may have different types of silicide formed on their gate and their source/drain electrodes. The invention achieves the advantages of silicide encapsulation of a polysilicon gate in an MOS transistor while also providing silicidation of the source/drain regions of the transistor, thereby reducing electrode resistivity in the transistor and interconnect.Type: GrantFiled: December 22, 1997Date of Patent: April 17, 2001Assignee: LSI Logic CorporationInventors: Yauh-Ching Liu, Gary K. Giust, Ruggero Castagnetti, Subramanian Ramesh
-
Patent number: 6090651Abstract: A method of forming a supersaturated layer on a semiconductor device, where an initial phase layer is deposited on the semiconductor device. The initial phase layer has a solid phase dopant saturation level and a liquid phase dopant saturation level, where the liquid phase dopant saturation level is greater than the solid phase dopant saturation level. A concentration of a dopant is impregnated within the initial phase layers, where the concentration of the dopant is greater than the solid phase dopant saturation level and no more than about the liquid phase dopant saturation level. The initial phase layer is annealed, without appreciably heating the semiconductor device, using an amount of energy that is high enough to liquefy the initial phase layer over a melt duration. This dissolves the dopant in the liquefied initial phase layer. The amount of energy is low enough to not appreciably gasify or ablate the initial phase layer.Type: GrantFiled: November 5, 1999Date of Patent: July 18, 2000Assignee: LSI Logic CorporationInventors: Helmut Puchner, Sheldon Aronowitz, Gary K. Giust
-
Patent number: 6061264Abstract: Provided are a self-aligned semiconductor fuse structure, a method of making such a fuse structure, and apparatuses incorporating such a fuse structure. The fuse break point, that point at which the electrical link of which the fuse is part is severed by a laser beam, is self-aligned by the use of photolithography and an anti-reflective coating. The self-alignment allows the size and location of the break point to be less sensitive to the laser beam size and alignment. This has several advantages, including allowing photolithographic control and effective size reduction of the laser spot irradiating the fuse material and surrounding structure. This permits reduced fuse pitch, increasing density and the efficiency of use of chip area, and results in reduced thermal exposure, which causes less damage to chip. In addition, laser alignment is less critical and therefore less time-consuming, which increases throughput in fabrication.Type: GrantFiled: July 17, 1998Date of Patent: May 9, 2000Assignee: LSI Logic CorporationInventors: Gary K. Giust, Ruggero Castagnetti, Yauh-Ching Liu, Subramanian Ramesh
-
Patent number: 6037233Abstract: Provided are methods of forming a metal layer on the horizontal and vertical surfaces of a polysilicon gate electrode/interconnect in a MOS transistor, and devices having metal-encapsulated gates and interconnects. The metal encapsulation method of the present invention may also provide a layer of metal on the exposed surfaces of the source and drain regions of the transistor. The methods and apparatuses of the present invention allow reductions in device resistance and signal propagation delays.Type: GrantFiled: April 27, 1998Date of Patent: March 14, 2000Assignee: LSI Logic CorporationInventors: Yauh-Ching Liu, Gary K. Giust, Ruggero Castagnetti, Subramanian Ramesh
-
Patent number: 5953614Abstract: A process is described for forming self-aligned contacts to an MOS device on an integrated circuit structure characterized by the simultaneous formation of the metal silicide gate portion and the metal silicide source/drain portions. The process comprises forming a gate oxide layer on a silicon substrate, forming a polysilicon gate electrode layer over the gate oxide layer, and forming a layer of a first insulation material over the polysilicon gate electrode layer. Metal silicide is simultaneously formed on the exposed surface of the polysilicon gate electrode and over the exposed portions of the silicon substrate. Source/drain regions are formed in the silicon substrate, either before or after formation of the metal silicide over the exposed portions of the silicon substrate, whereby the metal silicide portions on the substrate above the source/drain regions are in electrical communication with the source/drain regions.Type: GrantFiled: October 9, 1997Date of Patent: September 14, 1999Assignee: LSI Logic CorporationInventors: Yauh-Ching Liu, Gary K. Giust, Ruggero Castagnetti, Subramanian Ramesh