Patents by Inventor Gary Nacer
Gary Nacer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10908909Abstract: A computer processor may include a plurality of hardware threads. The computer processor may further include state processor logic for a state of a hardware thread. The state processor logic may include per thread logic that contains state that is replicated in each hardware thread of the plurality of hardware threads and common logic that is independent of each hardware thread of the plurality of hardware threads. The computer processor may further include single threaded mode logic to execute instructions in a single threaded mode from only one hardware thread of the plurality of hardware threads. The computer processor may further include second mode logic to execute instructions in a second mode from more than one hardware thread of the plurality of hardware threads simultaneously. The computer processor may further include switching mode logic to switch between the first mode and the second mode.Type: GrantFiled: May 16, 2016Date of Patent: February 2, 2021Assignee: Optimum Semiconductor Technologies Inc.Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, Arthur Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan
-
Patent number: 10719451Abstract: A processor includes a translation lookaside buffer (TLB) comprising a plurality of ways, wherein each way is associated with a respective page size, and a processing core, communicatively coupled to the TLB, to execute an instruction associated with a virtual memory page, identify a first way of the plurality of ways, wherein the first way is associated with a first page size, determine an index value using the virtual memory page and the first page size for the first way, determine, using the index value, a first TLB entry of the first way, and translate, using a memory address translation stored in the first TLB entry, the first virtual memory page to a first physical memory page.Type: GrantFiled: January 11, 2018Date of Patent: July 21, 2020Assignee: OPTIMUM SEMICONDUCTOR TECHNOLOGIES INC.Inventors: Mayan Moudgill, A. Joseph Hoane, Lei Wang, Gary Nacer, Aaron G. Milbury, Enrique A. Barria, Paul Hurtley
-
Patent number: 10514915Abstract: A computer processor with an address register file is disclosed. The computer processor may include a memory. The computer processor may further include a general purpose register file comprising at least one general purpose register. The computer processor may further include an address register file comprising at least one address register. The computer processor may further include having access to the memory, the general purpose register file, and the address register file. The processing logic may execute a memory access instruction that accesses one or more memory locations in the memory at one or more corresponding addresses computed by retrieving the value of an address register of the at least one register of the address register file specified in the instruction and adding a displacement value encoded in the instruction.Type: GrantFiled: March 31, 2016Date of Patent: December 24, 2019Assignee: OPTIMUM SEMICONDUCTOR TECHNOLOGIES INC.Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola
-
Patent number: 10169039Abstract: A computer processor that implements pre-translation of virtual addresses is disclosed. The computer processor may include a register file comprising one or more registers. The computer processor may include processing logic. The processing logic may receive a value to store in a register of one or more registers. The processing logic may store the value in the register. The processing logic may designate the received value as a virtual address, the virtual address having a corresponding virtual base page number. The processing logic may translate the virtual base page number to a corresponding real base page number and zero or more real page numbers corresponding to zero or more virtual page numbers adjacent to the virtual base page number. The processing logic may further store in the register of the one or more registers the real base page number and the zero or more real page numbers.Type: GrantFiled: March 31, 2016Date of Patent: January 1, 2019Assignee: OPTIMUM SEMICONDUCTOR TECHNOLOGIES, INC.Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola
-
Publication number: 20180203703Abstract: A processor includes a plurality of physical registers and a processor core, communicatively coupled to the plurality of physical registers, the processor core to execute a process comprising a plurality of instructions to responsive to issuance of a call instruction for out-of-order execution, identify, based on a head pointer of the plurality of physical registers, a first physical register of the plurality of physical registers, store a return address in the first physical register, wherein the first physical register is associated with a first identifier, store, based on an out-of-order pointer of a call stack associated with the process, the first identifier in a first entry of the call stack, and increment, modulated by a length of the call stack, the out-of-order pointer of the call stack to point to a second entry of the call stack.Type: ApplicationFiled: January 11, 2018Publication date: July 19, 2018Inventors: Mayan Moudgill, Gary Nacer, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan
-
Publication number: 20180203806Abstract: A processor includes a translation lookaside buffer (TLB) comprising a plurality of ways, wherein each way is associated with a respective page size, and a processing core, communicatively coupled to the TLB, to execute an instruction associated with a virtual memory page, identify a first way of the plurality of ways, wherein the first way is associated with a first page size, determine an index value using the virtual memory page and the first page size for the first way, determine, using the index value, a first TLB entry of the first way, and translate, using a memory address translation stored in the first TLB entry, the first virtual memory page to a first physical memory page.Type: ApplicationFiled: January 11, 2018Publication date: July 19, 2018Inventors: Mayan Moudgill, A. Joseph Hoane, Lei Wang, Gary Nacer, Aaron G. Milbury, Enrique A. Barria, Paul Hurtley
-
Patent number: 9940129Abstract: A computer processor with register direct branches and employing an instruction preload structure is disclosed. The computer processor may include a hierarchy of memories comprising a first memory organized in a structure having one or more entries for one or more addresses corresponding to one or more instructions. The one or more entries of the one or more addresses may have a starting address. The structure may have one or more locations for storing the one or more instructions. The computer processor may include one or more registers to which one or more corresponding instruction addresses are writable. The computer processor may include processing logic.Type: GrantFiled: March 31, 2016Date of Patent: April 10, 2018Assignee: Optimum Semiconductor Technologies, Inc.Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola
-
Patent number: 9792116Abstract: A computer processor that implements pre-translation of virtual addresses with target registers is disclosed. The computer processor may include a register file comprising one or more registers. The computer processor may include processing logic. The processing logic may receive a value to store in a register of one or more registers. The processing logic may store the value in the register. The processing logic may designate the received value as a virtual instruction address, the virtual instruction address having a corresponding virtual base page number. The processing logic may translate the virtual base page number to a corresponding real base page number and zero or more real page numbers corresponding to zero or more virtual page numbers adjacent to the virtual base page number. The processing logic may further store in the register of the one or more registers the real base page number and the zero or more real page numbers.Type: GrantFiled: March 31, 2016Date of Patent: October 17, 2017Assignee: Optimum Semiconductor Technologies, Inc.Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola
-
Publication number: 20160364236Abstract: A computer processor may include a plurality of hardware threads. The computer processor may further include state processor logic for a state of a hardware thread. The state processor logic may include per thread logic that contains state that is replicated in each hardware thread of the plurality of hardware threads and common logic that is independent of each hardware thread of the plurality of hardware threads. The computer processor may further include single threaded mode logic to execute instructions in a single threaded mode from only one hardware thread of the plurality of hardware threads. The computer processor may further include second mode logic to execute instructions in a second mode from more than one hardware thread of the plurality of hardware threads simultaneously. The computer processor may further include witching mode logic to switch between the first mode and the second mode.Type: ApplicationFiled: May 16, 2016Publication date: December 15, 2016Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, Arthur Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan
-
Publication number: 20160313995Abstract: A computer processor with indirect only branching is disclosed. The computer processor may include one or more target registers. The computer processor may include processing logic in signal communication with the one or more target registers. The processing logic may execute a non-interrupting branch instruction based on a value stored in a target register of the one or more target registers. The non-interrupting branch instruction may use the one or more target registers to specify a destination address of a branch specified by the non-interrupting branch instruction.Type: ApplicationFiled: March 31, 2016Publication date: October 27, 2016Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola
-
Publication number: 20160314071Abstract: A computer processor with register direct branches and employing an instruction preload structure is disclosed. The computer processor may include a hierarchy of memories comprising a first memory organized in a structure having one or more entries for one or more addresses corresponding to one or more instructions. The one or more entries of the one or more addresses may have a starting address. The structure may have one or more locations for storing the one or more instructions. The computer processor may include one or more registers to which one or more corresponding instruction addresses are writable. The computer processor may include processing logic.Type: ApplicationFiled: March 31, 2016Publication date: October 27, 2016Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola
-
Publication number: 20160314074Abstract: A computer processor that implements pre-translation of virtual addresses is disclosed. The computer processor may include a register file comprising one or more registers. The computer processor may include processing logic. The processing logic may receive a value to store in a register of one or more registers. The processing logic may store the value in the register. The processing logic may designate the received value as a virtual address, the virtual address having a corresponding virtual base page number. The processing logic may translate the virtual base page number to a corresponding real base page number and zero or more real page numbers corresponding to zero or more virtual page numbers adjacent to the virtual base page number. The processing logic may further store in the register of the one or more registers the real base page number and the zero or more real page numbers.Type: ApplicationFiled: March 31, 2016Publication date: October 27, 2016Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola
-
Publication number: 20160314075Abstract: A computer processor that implements pre-translation of virtual addresses with target registers is disclosed. The computer processor may include a register file comprising one or more registers. The computer processor may include processing logic. The processing logic may receive a value to store in a register of one or more registers. The processing logic may store the value in the register. The processing logic may designate the received value as a virtual instruction address, the virtual instruction address having a corresponding virtual base page number. The processing logic may translate the virtual base page number to a corresponding real base page number and zero or more real page numbers corresponding to zero or more virtual page numbers adjacent to the virtual base page number. The processing logic may further store in the register of the one or more registers the real base page number and the zero or more real page numbers.Type: ApplicationFiled: March 31, 2016Publication date: October 27, 2016Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola
-
Publication number: 20160313996Abstract: A computer processor with an address register file is disclosed. The computer processor may include a memory. The computer processor may further include a general purpose register file comprising at least one general purpose register. The computer processor may further include an address register file comprising at least one address register. The computer processor may further include having access to the memory, the general purpose register file, and the address register file. The processing logic may execute a memory access instruction that accesses one or more memory locations in the memory at one or more corresponding addresses computed by retrieving the value of an address register of the at least one register of the address register file specified in the instruction and adding a displacement value encoded in the instruction.Type: ApplicationFiled: March 31, 2016Publication date: October 27, 2016Inventors: Mayan Moudgill, Gary Nacer, C. John Glossner, A. Joseph Hoane, Paul Hurtley, Murugappan Senthilvelan, Pablo Balzola
-
Patent number: 8471597Abstract: A circuit is described including a clock input for at least one clock signal. Only one clock buffer is connected to the clock input to generate, based on the at least one clock signal, at least a first modified clock signal and a second modified clock signal. A plurality of flip-flops are connected to the clock buffer. Each of the flip-flops receive the first and second modified clock signals. A plurality of data inputs are each connected to at least one of the plurality of flip-flops to provide input data to the plurality of flip-flops. A plurality of data outputs each are connected to at least one of the plurality of flip-flops to provide output data from the plurality of flip-flops. Each of the plurality of flip-flops transform the input data to the output data utilizing the first modified clock signal and the second modified clock signal.Type: GrantFiled: May 7, 2009Date of Patent: June 25, 2013Assignee: Qualcomm IncorporatedInventors: Shenghong Wang, Mayan Moudgill, Gary Nacer
-
Publication number: 20110254588Abstract: A circuit is described including a clock input for at least one clock signal. Only one clock buffer is connected to the clock input to generate, based on the at least one clock signal, at least a first modified clock signal and a second modified clock signal. A plurality of flip-flops are connected to the clock buffer. Each of the flip-flops receive the first and second modified clock signals. A plurality of data inputs are each connected to at least one of the plurality of flip-flops to provide input data to the plurality of flip-flops. A plurality of data outputs each are connected to at least one of the plurality of flip-flops to provide output data from the plurality of flip-flops. Each of the plurality of flip-flops transform the input data to the output data utilizing the first modified clock signal and the second modified clock signal.Type: ApplicationFiled: May 7, 2009Publication date: October 20, 2011Applicant: ASPEN ACQUISITION CORPORATIONInventors: Gary Nacer, Mayan Moudgill, Shenghong Wang
-
Publication number: 20110241744Abstract: A processor register file for a multi-threaded processor is described. The processore register file includes, in one embodiment, T threads, having N b-bit wide registers. Each of the registers includes a b-bit master latch, T b-bit slave latches connected to the master latch, and a slave latch write enable connected to the slave latches. The master latch is not opened at the same time as the slave latches. In addition, only one of the slave latches is enabled at any given time. As should be apparent to those skilled in the art, T, N, and b are all integers. Other embodiments and variations are also provided.Type: ApplicationFiled: August 20, 2009Publication date: October 6, 2011Applicant: Aspen Acquisition CorporationInventors: Mayan Moudgill, Gary Nacer, Shenghong Wang
-
Patent number: 7158583Abstract: A radio including a first channel for receiving signals at a first frequency and a second channel for receiving and transmitting signals at a second frequency. A multiplexer connects the first and second channels through an A/D and D/A converter to a digital signal processor. An oscillator is connected to and provides a common sampling frequency to the A/D and D/A converters. The digital signal processor controls the multiplexer and modifies the received digital signals to accommodate for the different carrier frequencies of the channels using the common sampling rate. A frequency synthesizer is connected to the oscillator and provides different frequency signals for the channels. A third channel may be provided for receiving and transmitting signals at a third frequency and is also connected to the multiplexer. The processor is capable of performing communication protocols for at least two of the channels simultaneously.Type: GrantFiled: July 10, 2003Date of Patent: January 2, 2007Assignee: Sandbridge Technologies, Inc.Inventors: Daniel Iancu, Gary Nacer, Stuart G. Stanley
-
Publication number: 20050008098Abstract: A radio including a first channel for receiving signals at a first frequency and a second channel for receiving and transmitting signals at a second frequency. A multiplexer connects the first and second channels through an A/D and D/A converter to a digital signal processor. An oscillator is connected to and provides a common sampling frequency to the A/D and D/A converters. The digital signal processor controls the multiplexer and modifies the received digital signals to accommodate for the different carrier frequencies of the channels using the common sampling rate. A frequency synthesizer is connected to the oscillator and provides different frequency signals for the channels. A third channel may be provided for receiving and transmitting signals at a third frequency and is also connected to the multiplexer. The processor is capable of performing communication protocols for at least two of the channels simultaneously.Type: ApplicationFiled: July 10, 2003Publication date: January 13, 2005Inventors: Daniel Iancu, Gary Nacer, Stuart Stanley