Patents by Inventor Gary R. Morrison
Gary R. Morrison has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9495271Abstract: A statistical power indication monitor including a random pattern generator that generates random sample assertions of a sample signal, a total counter that counts a total number of the random sample assertions within a sample time interval, detect logic that provides a detection signal for each power indication signal that is asserted coincident with the sample signal, and counter logic that counts a number of assertions of each detection signal during the sample time interval. The assertion count of each power indication signal divided by the total count provides a statistical indication of power consumption of a corresponding system. A user may use the statistical monitoring information to adjust system or application operation. The random pattern generator may be a pseudo-random pattern generator including a linear feedback shift register and may have programmable seed and sample rate.Type: GrantFiled: January 29, 2014Date of Patent: November 15, 2016Assignee: Freescale Semiconductor, Inc.Inventors: Gary R. Morrison, James G. Gay
-
Patent number: 9361104Abstract: In a data processing system having execution circuitry, a method includes providing a cross-check instruction and a reference instruction to the execution circuitry, where the reference instruction has an operand. The method also includes executing the reference instruction to obtain a first result. Residual information is derived from execution of the reference instruction, and the method also includes executing the cross-check instruction using the residual information to obtain a second result. The second result obtained from execution of the cross-check instruction is compared to the operand of the reference instruction to determine whether an error occurred during execution of the reference instruction or the cross-check instruction.Type: GrantFiled: August 13, 2010Date of Patent: June 7, 2016Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Gary R. Morrison, William C. Moyer
-
Patent number: 9104403Abstract: A method includes: decoding an instruction a first time to obtain a first decoded instruction; decoding the instruction a second time to obtain a second decoded instruction; comparing at least a portion of the first decoded instruction to at least a portion of the second decoded instruction; and when the at least a portion of the first decoded instruction matches the at least a portion of the second decoded instruction, executing the instruction.Type: GrantFiled: August 18, 2010Date of Patent: August 11, 2015Assignee: FREESCALE SEMICONDUCTOR, INC.Inventors: Gary R. Morrison, William C. Moyer
-
Publication number: 20150212917Abstract: A statistical power indication monitor including a random pattern generator that generates random sample assertions of a sample signal, a total counter that counts a total number of the random sample assertions within a sample time interval, detect logic that provides a detection signal for each power indication signal that is asserted coincident with the sample signal, and counter logic that counts a number of assertions of each detection signal during the sample time interval. The assertion count of each power indication signal divided by the total count provides a statistical indication of power consumption of a corresponding system. A user may use the statistical monitoring information to adjust system or application operation. The random pattern generator may be a pseudo-random pattern generator including a linear feedback shift register and may have programmable seed and sample rate.Type: ApplicationFiled: January 29, 2014Publication date: July 30, 2015Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Gary R. Morrison, James G. Gay
-
Patent number: 8935679Abstract: An approach is provided in which a set of common instructions are each executed by at least two processor cores. Each of the processor cores queues values resulting from at least one of the common instructions (a critical section). The queued values are compared by a queued comparator. An exception is issued in response to the comparison revealing unequal values having been queued by the processor cores.Type: GrantFiled: October 10, 2012Date of Patent: January 13, 2015Assignee: Freescale Semiconductor, Inc.Inventors: Gary R. Morrison, Brian C. Kahne, Anthony M. Reipold
-
Publication number: 20140101642Abstract: An approach is provided in which a set of common instructions are each executed by at least two processor cores. Each of the processor cores queues values resulting from at least one of the common instructions (a critical section). The queued values are compared by a queued comparator. An exception is issued in response to the comparison revealing unequal values having been queued by the processor cores.Type: ApplicationFiled: October 10, 2012Publication date: April 10, 2014Inventors: Gary R. Morrison, Brian C. Kahne, Anthony M. Reipold
-
Patent number: 8631292Abstract: A flip-flop circuit includes a master latch, a master/slave gate, a slave latch, a slave gate, a feedback latch, and a master gate. The master latch has an input and an output. The master/slave gate has an input coupled to the output of the master latch and an output. The slave latch has input coupled to the output of the master/slave gate and an output. The slave gate has input coupled to the output of the slave latch and an output. The has an input coupled to the output of the slave gate and an output. The master gate has an input coupled to the output of the feedback latch and an output coupled to the input of the master latch.Type: GrantFiled: August 29, 2011Date of Patent: January 14, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Jianan Yang, Gary R. Morrison
-
Patent number: 8438442Abstract: A method of testing a processing includes performing a test of at least one logic block of a processor of a data processing system; receiving an interrupt; stopping the performing the test for the processor to respond to the interrupt, wherein the stopping the performing the test includes storing test data of the test to a memory prior to the processor responding to the interrupt; and after the processor responds to the interrupt, resuming performing the test, wherein the resuming performing the test includes retrieving the test data from the memory and using the retrieved test data for the resuming performing the test.Type: GrantFiled: March 26, 2010Date of Patent: May 7, 2013Assignee: Freescale Semiconductor, Inc.Inventor: Gary R. Morrison
-
Publication number: 20130049836Abstract: A flip-flop circuit includes a master latch, a master/slave gate, a slave latch, a slave gate, a feedback latch, and a master gate. The master latch has an input and an output. The master/slave gate has an input coupled to the output of the master latch and an output. The slave latch has input coupled to the output of the master/slave gate and an output. The slave gate has input coupled to the output of the slave latch and an output. The has an input coupled to the output of the slave gate and an output. The master gate has an input coupled to the output of the feedback latch and an output coupled to the input of the master latch.Type: ApplicationFiled: August 29, 2011Publication date: February 28, 2013Inventors: Jianan Yang, Gary R. Morrison
-
Patent number: 8335881Abstract: A method for handling an interrupt during testing of at least one logic block of a processor includes performing a test on at least one logic block of a processor; during the performing, receiving an interrupt; determining a progress status of the test in response to receiving the interrupt; and determining when the processor responds to an interrupt, wherein the determining when the processor responds to an interrupt is based on the progress of the test.Type: GrantFiled: March 26, 2010Date of Patent: December 18, 2012Assignee: Freescale Semiconductor, Inc.Inventors: David M. Welguisz, Gary R. Morrison
-
Patent number: 8312331Abstract: A method of testing a memory includes generating a plurality of addresses, such as a test address, accessing contents of each of the plurality of addresses and storing them in storage circuitry, performing a test on the plurality of addresses, accessing the memory test circuitry by sending an access address to snooping circuitry, determining if the access address matches at least one of the plurality of addresses and generating at least one hit indicator in response thereto, generating a snoop miss indicator, determining if the snoop miss indicator indicates a miss, if the snoop miss indicator indicates a miss, accessing the memory in response to the access address, and if the snoop miss indicator does not indicate a miss, either storing snooped data from a interconnect master to a selected portion of the storage circuitry or reading the snooped data from the selected portion of the storage circuitry to the interconnect master.Type: GrantFiled: April 16, 2009Date of Patent: November 13, 2012Assignee: Freescale Semiconductor, Inc.Inventor: Gary R. Morrison
-
Publication number: 20120047351Abstract: A method includes: decoding an instruction a first time to obtain a first decoded instruction; decoding the instruction a second time to obtain a second decoded instruction; comparing at least a portion of the first decoded instruction to at least a portion of the second decoded instruction; and when the at least a portion of the first decoded instruction matches the at least a portion of the second decoded instruction, executing the instruction.Type: ApplicationFiled: August 18, 2010Publication date: February 23, 2012Inventors: Gary R. Morrison, William C. Moyer
-
Publication number: 20120042153Abstract: In a data processing system having execution circuitry, a method includes providing a reference instruction to the execution circuitry, the reference instruction having an operand; providing a cross-check instruction to the execution circuitry; executing the reference instruction to obtain a first result, wherein, during the step of executing the reference instruction, residual information is derived from execution of the reference instruction; executing the cross-check instruction using the residual information to obtain a second result; and comparing the second result obtained from execution of the cross-check instruction to the operand of the reference instruction to determine whether an error occurred during execution of the reference instruction or the cross-check instruction.Type: ApplicationFiled: August 13, 2010Publication date: February 16, 2012Inventors: GARY R. MORRISON, WILLIAM C. MOYER
-
Publication number: 20110238878Abstract: A method for handling an interrupt during testing of at least one logic block of a processor includes performing a test on at least one logic block of a processor; during the performing, receiving an interrupt; determining a progress status of the test in response to receiving the interrupt; and determining when the processor responds to an interrupt, wherein the determining when the processor responds to an interrupt is based on the progress of the test.Type: ApplicationFiled: March 26, 2010Publication date: September 29, 2011Inventors: David M. Welguisz, Gary R. Morrison
-
Publication number: 20110239070Abstract: A method of testing a processing includes performing a test of at least one logic block of a processor of a data processing system; receiving an interrupt; stopping the performing the test for the processor to respond to the interrupt, wherein the stopping the performing the test includes storing test data of the test to a memory prior to the processor responding to the interrupt; and after the processor responds to the interrupt, resuming performing the test, wherein the resuming performing the test includes retrieving the test data from the memory and using the retrieved test data for the resuming performing the test.Type: ApplicationFiled: March 26, 2010Publication date: September 29, 2011Inventor: Gary R. Morrison
-
Publication number: 20100268999Abstract: A method of testing a memory includes generating a plurality of addresses, such as a test address, accessing contents of each of the plurality of addresses and storing them in storage circuitry, performing a test on the plurality of addresses, accessing the memory test circuitry by sending an access address to snooping circuitry, determining if the access address matches at least one of the plurality of addresses and generating at least one hit indicator in response thereto, generating a snoop miss indicator, determining if it indicates a miss, if it indicates a miss, accessing the memory in response to the access address, and if it does not indicate a miss, either storing snooped data from a interconnect master to a selected portion of the storage circuitry or reading the snooped data from the selected portion of the storage circuitry to the interconnect master.Type: ApplicationFiled: April 16, 2009Publication date: October 21, 2010Inventor: Gary R. Morrison
-
Patent number: 7444568Abstract: A method for testing at least one logic block of a processor includes, during execution of a user application by the processor, the processor generating a stop and test indicator. In response to the generation of the stop and test indicator, stopping the execution of the user application and, if necessary, saving a state of the at least one logic block of the processor. The method further includes applying a test stimulus for testing the at least one logic block of the processor. The test stimulus may be shifted into scan chains so as to perform scan testing of the processor during normal operation, such as during execution of a user application.Type: GrantFiled: February 16, 2006Date of Patent: October 28, 2008Assignee: Freescale Semiconductor, Inc.Inventors: Gary R. Morrison, Jose A. Lyon, William C. Moyer, Anthony M. Reipold
-
Patent number: 6675235Abstract: An execution unit (2) interface protocol allowing flow-through of data, where a function is specified once and the execution unit performs the function for multiple sets of input data. Function execution is pipelined through the execution unit, where an input unit (6) stores information, while a function logic unit (4) processes data and an output unit (8) holds results to be output. The execution unit (2) allows for data rate distortion, in applications such as data compression, where the amount of data received is different from the amount of data generated as output.Type: GrantFiled: January 18, 2000Date of Patent: January 6, 2004Assignee: Motorola, Inc.Inventors: Frank C. Galloway, Kristen L. Mason, Gary R. Morrison, Charles Edward Nuckolls, Jennifer L. McKeown
-
Patent number: 6581086Abstract: A multiply and accumulate (MAC) unit (52) having a multiplier (54) and an adder (56) for providing a calculated result of a MAC operation, an accumulator (58) for storing the calculated result, and a scaler unit (60) for selecting a subset of the calculated result stored in the accumulator. The scaler unit receives information defining the subset as a predetermined number of contiguous bits and defining the location of the bits with respect to a radix point.Type: GrantFiled: January 18, 2000Date of Patent: June 17, 2003Assignee: Motorola, Inc.Inventors: Gary R. Morrison, Charles Edward Nuckolls
-
Patent number: 6542940Abstract: Method for maintaining an execution interval for a task requestor to a DMA. A timer is provided with two counters, one (34) to maintain the execution interval and the second (32) to track the execution time of a task in the DMA. Each task has a predetermined execution time allowance. A task acknowledge (TACK) signal enables the tracking. A task request signal (TREQ) is generated during each execution interval until the execution time allowance is completed. The length of the second counter is less than the first counter. In one embodiment, if the first counter expires before the execution time allowance is completed, a task error signal (TERR) is illustrated.Type: GrantFiled: January 18, 2000Date of Patent: April 1, 2003Assignee: Motorola, Inc.Inventors: Gary R. Morrison, Peter J. Myers, Charles Edward Nuckolls