Patents by Inventor Gerard E. Taylor
Gerard E. Taylor has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11550029Abstract: Delay calibration for digital signal chains of SFCW systems is disclosed. An example calibration method includes receiving a burst with a test pulse, the burst having a duration of L clock cycles; receiving a trigger indicative of a time when the burst was transmitted; generating a digital signal indicative of the received burst; for each of L clock cycles, computing a moving average of a subset of digital samples and an amplitude for each average; identifying one moving average for which the computed amplitude is closest to an expected amplitude; identifying the clock cycle of the identified moving average; and updating at least one delay to be applied in digital signal processing of received bursts based on a difference between the trigger and the identified clock cycle. The delay may be used for selecting digital samples of the received signal that contain valid data for performing further data processing.Type: GrantFiled: July 16, 2020Date of Patent: January 10, 2023Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANYInventors: Vinoth Kumar, Satishchandra G. Rao, Corey Petersen, Madhusudan Rathi, Gerard E. Taylor, Kaustubh Mundhada
-
Patent number: 11329660Abstract: VCO ADCs consume relatively little power and require less area than other ADC architectures. However, when a VCO ADC is implemented by itself, the VCO ADC can have limited bandwidth and performance. To address these issues, the VCO ADC is implemented as a back end stage in a VCO-based continuous-time (CT) pipelined ADC, where the VCO-based CT pipelined ADC has a CT residue generation front end. Optionally, the VCO ADC back end has phase interpolation to improve its bandwidth. The pipelined architecture dramatically improves the performance of the VCO ADC back end, and the overall VCO-based CT pipelined ADC is simpler than a traditional continuous-time pipelined ADC.Type: GrantFiled: February 15, 2021Date of Patent: May 10, 2022Assignee: Analog Devices International Unlimited CompanyInventors: Hajime Shibata, Gerard E. Taylor, Wenhua W. Yang
-
Publication number: 20220018931Abstract: Delay calibration for digital signal chains of SFCW systems is disclosed. An example calibration method includes receiving a burst with a test pulse, the burst having a duration of L clock cycles; receiving a trigger indicative of a time when the burst was transmitted; generating a digital signal indicative of the received burst; for each of L clock cycles, computing a moving average of a subset of digital samples and an amplitude for each average; identifying one moving average for which the computed amplitude is closest to an expected amplitude; identifying the clock cycle of the identified moving average; and updating at least one delay to be applied in digital signal processing of received bursts based on a difference between the trigger and the identified clock cycle. The delay may be used for selecting digital samples of the received signal that contain valid data for performing further data processing.Type: ApplicationFiled: July 16, 2020Publication date: January 20, 2022Applicant: Analog Devices International Unlimited CompanyInventors: Vinoth KUMAR, Satishchandra G. RAO, Corey PETERSEN, Madhusudan RATHI, Gerard E. TAYLOR, Kaustubh MUNDHADA
-
Publication number: 20210167790Abstract: VCO ADCs consume relatively little power and require less area than other ADC architectures. However, when a VCO ADC is implemented by itself, the VCO ADC can have limited bandwidth and performance. To address these issues, the VCO ADC is implemented as a back end stage in a VCO-based continuous-time (CT) pipelined ADC, where the VCO-based CT pipelined ADC has a CT residue generation front end. Optionally, the VCO ADC back end has phase interpolation to improve its bandwidth. The pipelined architecture dramatically improves the performance of the VCO ADC back end, and the overall VCO-based CT pipelined ADC is simpler than a traditional continuous-time pipelined ADC.Type: ApplicationFiled: February 15, 2021Publication date: June 3, 2021Applicant: Analog Devices International Unlimited CompanyInventors: Hajime SHIBATA, Gerard E. TAYLOR, Wenhua W. YANG
-
Patent number: 10924128Abstract: VCO ADCs consume relatively little power and require less area than other ADC architectures. However, when a VCO ADC is implemented by itself, the VCO ADC can have limited bandwidth and performance. To address these issues, the VCO ADC is implemented as a back end stage in a VCO-based continuous-time (CT) pipelined ADC, where the VCO-based CT pipelined ADC has a CT residue generation front end. Optionally, the VCO ADC back end has phase interpolation to improve its bandwidth. The pipelined architecture dramatically improves the performance of the VCO ADC back end, and the overall VCO-based CT pipelined ADC is simpler than a traditional continuous-time pipelined ADC.Type: GrantFiled: May 24, 2019Date of Patent: February 16, 2021Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANYInventors: Hajime Shibata, Gerard E. Taylor, Wenhua W. Yang
-
Publication number: 20200373934Abstract: VCO ADCs consume relatively little power and require less area than other ADC architectures. However, when a VCO ADC is implemented by itself, the VCO ADC can have limited bandwidth and performance. To address these issues, the VCO ADC is implemented as a back end stage in a VCO-based continuous-time (CT) pipelined ADC, where the VCO-based CT pipelined ADC has a CT residue generation front end. Optionally, the VCO ADC back end has phase interpolation to improve its bandwidth. The pipelined architecture dramatically improves the performance of the VCO ADC back end, and the overall VCO-based CT pipelined ADC is simpler than a traditional continuous-time pipelined ADC.Type: ApplicationFiled: May 24, 2019Publication date: November 26, 2020Applicant: Analog Devices International Unlimited CompanyInventors: Hajime SHIBATA, Gerard E. TAYLOR, Wenhua W. YANG
-
Patent number: 10727853Abstract: A DAC has a plurality DAC cells, and timing mismatch among the DAC cells can introduce errors in an output of a DAC. An efficient technique can be implemented to extract the timing error of a DAC cell. The technique involves a mixer to mix the timing error to DC (DC stands for direct current, where signal frequency is zero) and a VCO ADC to observe the output of the DAC cell to measure and extract the timing error. A first measurement is made using a first quadrature phase signal and a second measurement is made using a second quadrature phase signal. A difference between the first measurement and the second measurement yields the timing error of the DAC cell. Advantageously, the mixer can be integrated within a voltage-to-current converter of the VCO ADC. The timing error can be corrected in the digital domain or analog domain.Type: GrantFiled: June 6, 2019Date of Patent: July 28, 2020Assignee: ANALOG DEVICES INTERNATIONAL UNLIMITED COMPANYInventors: Jialin Zhao, Matthew Louis Courcy, Wenhua W. Yang, Gerard E. Taylor
-
Patent number: 9479162Abstract: Apparatus and methods for ultrasound probes are provided. In certain implementations, a receive switch for an ultrasound probe includes a first field effect transistor (FET) and a second FET electrically connected in series between a first terminal and a second terminal with the FETs' sources connected to one another. The receive switch includes a positive threshold detection and control circuit for turning off the receive switch when a voltage of the first terminal is greater than a positive threshold voltage, and a negative threshold detection and control circuit for turning off the receive switch when the first terminal's voltage is less than a negative threshold voltage. The receive switch further includes a gate bias circuit that can bias the gates of the first and second FETs so as to turn on the receive switch when no positive or negative high voltage conditions are detected on the first terminal.Type: GrantFiled: November 28, 2012Date of Patent: October 25, 2016Assignee: ANALOG DEVICES, INC.Inventors: Allen R Barlow, Gerard E Taylor, Corey D Petersen
-
Patent number: 9178507Abstract: Apparatus and methods for ultrasound transmit switching are provided. In certain implementations, a transmit switch includes a bias polarity control circuit, a bias circuit, a first high voltage field effect transistor (HVFET), and a second HVFET. The sources of the first and second HVFETs are connected to one another at a source node, the gates of the first and second HVFETs are connected to one another at a gate node, and the drains of the first and second HVFETs are connected to an input terminal and an output terminal, respectively. The bias circuit and the bias polarity control circuit are each electrically connected between the source node and the gate node. The bias polarity control circuit can turn on or off the HVFETs by controlling a polarity of a bias voltage across the bias circuit, such as by controlling a direction of current flow through the bias circuit.Type: GrantFiled: November 28, 2012Date of Patent: November 3, 2015Assignee: Analog Devices, Inc.Inventors: Gerard E Taylor, Allen R Barlow, Corey D Petersen
-
Publication number: 20140145781Abstract: Apparatus and methods for ultrasound transmit switching are provided. In certain implementations, a transmit switch includes a bias polarity control circuit, a bias circuit, a first high voltage field effect transistor (HVFET), and a second HVFET. The sources of the first and second HVFETs are connected to one another at a source node, the gates of the first and second HVFETs are connected to one another at a gate node, and the drains of the first and second HVFETs are connected to an input terminal and an output terminal, respectively. The bias circuit and the bias polarity control circuit are each electrically connected between the source node and the gate node. The bias polarity control circuit can turn on or off the HVFETs by controlling a polarity of a bias voltage across the bias circuit, such as by controlling a direction of current flow through the bias circuit.Type: ApplicationFiled: November 28, 2012Publication date: May 29, 2014Applicant: ANALOG DEVICES, INC.Inventors: Gerard E. Taylor, Allen R. Barlow, Corey D. Petersen
-
Publication number: 20140144240Abstract: Apparatus and methods for ultrasound probes are provided. In certain implementations, a receive switch for an ultrasound probe includes a first field effect transistor (FET) and a second FET electrically connected in series between a first terminal and a second terminal with the FETs' sources connected to one another. The receive switch includes a positive threshold detection and control circuit for turning off the receive switch when a voltage of the first terminal is greater than a positive threshold voltage, and a negative threshold detection and control circuit for turning off the receive switch when the first terminal's voltage is less than a negative threshold voltage. The receive switch further includes a gate bias circuit that can bias the gates of the first and second FETs so as to turn on the receive switch when no positive or negative high voltage conditions are detected on the first terminal.Type: ApplicationFiled: November 28, 2012Publication date: May 29, 2014Applicant: ANALOG DEVICES, INC.Inventors: Allen R. BARLOW, Gerard E. TAYLOR, Corey D. PETERSEN
-
Patent number: 7613234Abstract: A transceiver according to the present invention receives data from a plurality of frequency separated transmission channels from a complementary transmitter and includes an interference filter for correcting for interference from transmitters other than the complementary transmitter. The interference filter, for example, can correct for near-end cross-talk and echo interference filtering and/or far-end crosstalk interference filtering is presented. A transceiver can include a transmitter portion and a receiver portion with one or more receivers coupled to receives signals in the plurality of frequency separated transmission channels. A baseband transmitter can be combined with one or more transmitters that transmit data into one of the frequency separated transmission bands. Any combination of modulation systems can be utilized (e.g. PAM for the baseband and QAM for the frequency separated bands).Type: GrantFiled: April 4, 2008Date of Patent: November 3, 2009Assignee: Entropic Communications, Inc.Inventors: Sreen A. Raghavan, Thulasinath G. Manickam, Peter J. Sallaway, Gerard E. Taylor
-
Publication number: 20080285634Abstract: A transceiver according to the present invention receives data from a plurality of frequency separated transmission channels from a complementary transmitter and includes an interference filter for correcting for interference from transmitters other than the complementary transmitter. The interference filter, for example, can correct for near-end cross-talk and echo interference filtering and/or far-end crosstalk interference filtering is presented. A transceiver can include a transmitter portion and a receiver portion with one or more receivers coupled to receives signals in the plurality of frequency separated transmission channels. A baseband transmitter can be combined with one or more transmitters that transmit data into one of the frequency separated transmission bands. Any combination of modulation systems can be utilized (e.g. PAM for the baseband and QAM for the frequency separated bands).Type: ApplicationFiled: April 4, 2008Publication date: November 20, 2008Inventors: Sreen A. Raghavan, Thulasinath G. Manickam, Peter J. Sallaway, Gerard E. Taylor
-
Patent number: 7403752Abstract: A transceiver system according to the present invention transmits data utilizing the baseband and one or more frequency separated transmission bands. A baseband transmitter is combined with one or more transmitters that transmit data into one of the frequency separated transmission bands. A baseband receiver is combined with one or more receivers that receive data from the frequency separated transmission bands. Any combination of modulation systems can be utilized (e.g. PAM for the baseband and QAM for the frequency separated bands). A transceiver circuit or chip according to the present invention includes a transmitter and a receiver and communicates with a corresponding transceiver chip. In some embodiments, one baseband PAM transmitter is combined with one frequency separated QAM transmitter.Type: GrantFiled: December 4, 2002Date of Patent: July 22, 2008Assignee: Vativ Technologies, Inc.Inventors: Sreen A. Raghavan, Thulasinath G. Manickam, Peter J. Sallaway, Gerard E. Taylor
-
Patent number: 7388904Abstract: A transceiver according to the present invention receives data from a plurality of frequency separated transmission channels from a complementary transmitter and includes an interference filter for correcting for interference from transmitters other than the complementary transmitter. The interference filter, for example, can correct for near-end cross-talk and echo interference filtering and/or far-end crosstalk interference filtering is presented. A transceiver can include a transmitter portion and a receiver portion with one or more receivers coupled to receives signals in the plurality of frequency separated transmission channels. A baseband transmitter can be combined with one or more transmitters that transmit data into one of the frequency separated transmission bands. Any combination of modulation systems can be utilized (e.g. PAM for the baseband and QAM for the frequency separated bands).Type: GrantFiled: June 3, 2003Date of Patent: June 17, 2008Assignee: Vativ Technologies, Inc.Inventors: Sreen A. Raghavan, Thulasinath G. Manickam, Peter J. Sallaway, Gerard E. Taylor
-
Patent number: 7248890Abstract: A transceiver according to some embodiments of the present invention receives data from a plurality of frequency separated transmission channels from a complementary transmitter of another transceiver and adjusts the power output of certain channels in a transmitter of the receiver. Upon start-up, the power output levels of signals in individual channels in the transmitter can be preset. A power balance can determine new power output levels of the transmitter from parameters in the receiver while receiving data transmitted by a similarly situated complementary transmitter in a second transceiver coupled to the transceiver. In some embodiments, a complementary receiver of the other transceiver determines the power outputs of the transmitter and the power levels are transmitted to the transmitter by the other transceiver.Type: GrantFiled: February 6, 2004Date of Patent: July 24, 2007Assignee: Vativ Technologies, Inc.Inventors: Sreen A. Raghavan, Thulasinath G. Manickam, Peter J. Sallaway, Gerard E. Taylor
-
Patent number: 7236757Abstract: A communication system is disclosed that allows high data-rate transmission of data between components. N-bit parallel data is transmitted in K-frequency separated channels on the transmission medium so as to fully take advantage of the overall bandwidth of the transmission medium. Additionally, a cross-channel interference filter in a receiver section corrects for cross-channel interference in the communication system. As a result, a very high data-rate transmission can be accomplished with low data-bit transmission on individual channels. A transmitter system and a receiver system are described for the communication system.Type: GrantFiled: February 6, 2002Date of Patent: June 26, 2007Assignee: Vativ Technologies, Inc.Inventors: Sreen A. Raghavan, Thulasinath G. Manickam, Peter J. Sallaway, Gerard E. Taylor
-
Publication number: 20040247022Abstract: A transceiver according to the present invention receives data from a plurality of frequency separated transmission channels from a complementary transmitter and includes an interference filter for correcting for interference from transmitters other than the complementary transmitter. The interference filter, for example, can correct for near-end cross-talk and echo interference filtering and/or far-end crosstalk interference filtering is presented. A transceiver can include a transmitter portion and a receiver portion with one or more receivers coupled to receives signals in the plurality of frequency separated transmission channels. A baseband transmitter can be combined with one or more transmitters that transmit data into one of the frequency separated transmission bands. Any combination of modulation systems can be utilized (e.g. PAM for the baseband and QAM for the frequency separated bands).Type: ApplicationFiled: June 3, 2003Publication date: December 9, 2004Inventors: Sreen A. Raghavan, Thulasinath G. Manickam, Peter J. Sallaway, Gerard E. Taylor
-
Publication number: 20030134607Abstract: A transceiver system according to the present invention transmits data utilizing the baseband and one or more frequency separated transmission bands. A baseband transmitter is combined with one or more transmitters that transmit data into one of the frequency separated transmission bands. A baseband receiver is combined with one or more receivers that receive data from the frequency separated transmission bands. Any combination of modulation systems can be utilized (e.g. PAM for the baseband and QAM for the frequency separated bands). A transceiver circuit or chip according to the present invention includes a transmitter and a receiver and communicates with a corresponding transceiver chip. In some embodiments, one baseband PAM transmitter is combined with one frequency separated QAM transmitter.Type: ApplicationFiled: December 4, 2002Publication date: July 17, 2003Inventors: Sreeen A. Raghavan, Thulasinath G. Manickam, Peter J. Sallaway, Gerard E. Taylor
-
Publication number: 20030112896Abstract: A transceiver system according to the present invention transmits data utilizing the baseband and one or more frequency separated transmission bands. A baseband transmitter is combined with one or more transmitters that transmit data into one of the frequency separated transmission bands. A baseband receiver is combined with one or more receivers that receive data from the frequency separated transmission bands. Any combination of modulation systems can be utilized (e.g. PAM for the baseband and QAM for the frequency separated bands). A transceiver circuit or chip according to the present invention includes a transmitter and a receiver and communicates with a corresponding transceiver chip. In some embodiments, one baseband PAM transmitter is combined with one frequency separated QAM transmitter.Type: ApplicationFiled: June 10, 2002Publication date: June 19, 2003Inventors: Sreen A. Raghavan, Thulasinath G. Manickam, Peter J. Sallaway, Gerard E. Taylor