Patents by Inventor Gerard MORA PUCHALT
Gerard MORA PUCHALT has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20230283251Abstract: A capacitive amplifier device and technique for mitigating the perturbation within the switchable terminals of a feedback capacitor which is produced by the switching activity performed as part of the device's operation. The capacitive amplifier contains feedback components which can be switched without producing significant kickback or poorly behaved transitions due to the inclusion of at least one dedicated circuit. The dedicated circuit is a kickback limiter circuitry which is connected to a switchable node and is designed to reduce the kickback. The technique for reducing the kickback produced can be achieved by connecting and activating the kickback limiter circuitry.Type: ApplicationFiled: March 1, 2022Publication date: September 7, 2023Inventors: Gerard Mora-Puchalt, Italo Carlos Medina Sánchez Castro, Jesús Bonache Martinez
-
Patent number: 11664814Abstract: Techniques for interpolating two voltages without loading them and without requiring significant power or additional area are described. The techniques include specific topologies for the buffering amplifiers that offer accuracy by cancelling systematic error sources without relying on high gain, thus simplifying the frequency compensation, and reducing power consumption. This can be achieved by biasing the amplifiers from the load current by an innovative feedback structure, which can remove the need for high impedance nodes inside the amplifiers.Type: GrantFiled: August 30, 2021Date of Patent: May 30, 2023Assignee: Analog Devices International Unlimited CompanyInventors: Gerard Mora Puchalt, Italo Carlos Medina Sánchez Castro, Jesús Bonache Martinez
-
Patent number: 11392155Abstract: A voltage generator circuit can be structured to provide an output voltage having a substantially flat temperature coefficient by use of a circuit loop having transistors and a resistor arranged such that, in operation, current through the resistor has a signed temperature coefficient. The current behavior can be controlled by an output transistor coupled to another transistor, which is coupled to the circuit loop, with this other transistor sized such that, in operation, a voltage of this other transistor has a signed temperature coefficient that is opposite in sign to the signed temperature coefficient of the current through the resistor. Embodiments of voltage generator circuits can also include additional components to trim output voltage, to provide unconditional stability, or other features for the respective voltage generator circuit. In various embodiments, a voltage generator circuit can be implemented as a low drop-out (LDO) voltage regulator.Type: GrantFiled: August 9, 2019Date of Patent: July 19, 2022Assignee: Analog Devices International Unlimited CompanyInventor: Gerard Mora-Puchalt
-
Publication number: 20210041902Abstract: A voltage generator circuit can be structured to provide an output voltage having a substantially flat temperature coefficient by use of a circuit loop having transistors and a resistor arranged such that, in operation, current through the resistor has a signed temperature coefficient. The current behavior can be controlled by an output transistor coupled to another transistor, which is coupled to the circuit loop, with this other transistor sized such that, in operation, a voltage of this other transistor has a signed temperature coefficient that is opposite in sign to the signed temperature coefficient of the current through the resistor. Embodiments of voltage generator circuits can also include additional components to trim output voltage, to provide unconditional stability, or other features for the respective voltage generator circuit. In various embodiments, a voltage generator circuit can be implemented as a low drop-out (LDO) voltage regulator.Type: ApplicationFiled: August 9, 2019Publication date: February 11, 2021Inventor: Gerard Mora-Puchalt
-
Patent number: 10613569Abstract: A common mode reference circuit comprises a divider stage and an output stage. The divider stage includes a first n-channel field effect transistor and p-channel filed effect transistor (NFET/PFET) pair connected in series to a high supply voltage circuit node; and a second NFET/PFET pair connected in series to a low supply voltage circuit node. The output stage includes a first FET connected as a current mirror to a transistor of the first NFET/PFET pair; a second FET connected as a current mirror to a transistor of the second NFET/PFET pair; and a common mode reference output at a series connection from the first FET to the second FET.Type: GrantFiled: April 12, 2018Date of Patent: April 7, 2020Assignee: Analog Devices Global Unlimited CompanyInventors: Hanqing Wang, Gerard Mora-Puchalt
-
Publication number: 20190317541Abstract: A common mode reference circuit comprises a divider stage and an output stage. The divider stage includes a first n-channel field effect transistor and p-channel filed effect transistor (NFET/PFET) pair connected in series to a high supply voltage circuit node; and a second NFET/PFET pair connected in series to a low supply voltage circuit node. The output stage includes a first FET connected as a current mirror to a transistor of the first NFET/PFET pair; a second FET connected as a current mirror to a transistor of the second NFET/PFET pair; and a common mode reference output at a series connection from the first FET to the second FET.Type: ApplicationFiled: April 12, 2018Publication date: October 17, 2019Inventors: Hanqing Wang, Gerard Mora-Puchalt
-
Patent number: 10200041Abstract: An analog multiplexer may be used for sampling an input voltage that is capable of having a higher voltage level than an upper supply voltage. The analog multiplexer includes a plurality of input switch circuits and a shorting switch circuit. The plurality of input switch circuits include n-type or p-type laterally diffused field effect transistors (NLDFETs or PLDFETs). At least one of the input switch circuits includes a level shifting switch circuit that is able to sample an input voltage that is greater than the upper supply voltage for the multiplexer. A shorting switch circuit, at an output of the multiplexer, includes a capacitively coupled gate drive circuit and is configured to short a first differential output to a second differential output after the input voltage is sampled.Type: GrantFiled: November 1, 2016Date of Patent: February 5, 2019Assignee: Analog Devices GlobalInventors: Jeremy R. Gorbold, Christian Steffen Birk, Gerard Mora Puchalt, Colin Charles Price, Michael C. W. Coln, Mahesh Madhavan Kumbaranthodiyil
-
Patent number: 10158334Abstract: A capacitive gain amplifier circuit amplifies an input signal by a pair of differential amplifier circuits couples in series. The first differential amplifier circuit is reset during an autozero phase while disconnected from the second differential amplifier circuit, and the first and second differential amplifier circuits are connected together in series during a chop phase. A set of feedback capacitors is selectively switched in between respective outputs of the second differential amplifier circuit and respective inputs of the first differential amplifier circuit during the chop phase.Type: GrantFiled: May 19, 2017Date of Patent: December 18, 2018Assignee: Analog Devices GlobalInventors: Hanqing Wang, Gerard Mora-Puchalt
-
Patent number: 10116268Abstract: The amplifier circuit includes a pair of differential input stages coupled to an output stage where both a selected input stage and an unselected input stage are active with one of either a differential input signal or a reference voltage. A switching network couples a first input differential signal to a first differential input stage and a reference voltage to a second differential input stage when an amplifier input signal is less than a threshold voltage. The switching circuit also couples the second input differential signal to the second differential input stage and the reference voltage to the first differential input stage when the amplifier input signal is greater than the threshold signal.Type: GrantFiled: January 9, 2017Date of Patent: October 30, 2018Assignee: Analog Devices GlobalInventors: Sharad Vijaykumar, Gerard Mora-Puchalt
-
Patent number: 10044327Abstract: A capacitive gain amplifier circuit includes two sets of Miller capacitors and two output stage differential amplifier circuits. A first set of Miller capacitors is used to compensate the first output stage differential amplifier circuit during a first phase that resets the first output stage differential amplifier circuit. The second set of Miller capacitors is used to compensate the first output stage differential amplifier circuit during a second phase that chops a signal being amplified. The second set of Miller capacitors is swapped from one polarity to an opposite polarity of the first output stage differential amplifier circuit during successive second phases. The second output stage differential amplifier circuit includes a set of inputs selectively coupled with the inputs of the first output stage differential amplifier circuit and a set of outputs selectively coupled with the outputs of the first output stage differential amplifier circuit during the second phase.Type: GrantFiled: May 19, 2017Date of Patent: August 7, 2018Assignee: Analog Devices GlobalInventors: Hanqing Wang, Gerard Mora-Puchalt
-
Publication number: 20180198417Abstract: The amplifier circuit includes a pair of differential input stages coupled to an output stage where both a selected input stage and an unselected input stage are active with one of either a differential input signal or a reference voltage. A switching network couples a first input differential signal to a first differential input stage and a reference voltage to a second differential input stage when an amplifier input signal is less than a threshold voltage. The switching circuit also couples the second input differential signal to the second differential input stage and the reference voltage to the first differential input stage when the amplifier input signal is greater than the threshold signal.Type: ApplicationFiled: January 9, 2017Publication date: July 12, 2018Inventors: Sharad Vijaykumar, Gerard Mora-Puchalt
-
Publication number: 20180123591Abstract: An analog multiplexer may be used for sampling an input voltage that is capable of having a higher voltage level than an upper supply voltage. The analog multiplexer includes a plurality of input switch circuits and a shorting switch circuit. The plurality of input switch circuits include n-type or p-type laterally diffused field effect transistors (NLDFETs or PLDFETs). At least one of the input switch circuits includes a level shifting switch circuit that is able to sample an input voltage that is greater than the upper supply voltage for the multiplexer. A shorting switch circuit, at an output of the multiplexer, includes a capacitively coupled gate drive circuit and is configured to short a first differential output to a second differential output after the input voltage is sampled.Type: ApplicationFiled: November 1, 2016Publication date: May 3, 2018Inventors: Jeremy R. Gorbold, Christian Steffen Birk, Gerard Mora Puchalt, Colin Charles Price, Michael C.W. Coln, Mahesh Madhavan Kumbaranthodiyil
-
Publication number: 20180076780Abstract: A capacitive gain amplifier circuit amplifies an input signal by a pair of differential amplifier circuits couples in series. The first differential amplifier circuit is reset during an autozero phase while disconnected from the second differential amplifier circuit, and the first and second differential amplifier circuits are connected together in series during a chop phase. A set of feedback capacitors is selectively switched in between respective outputs of the second differential amplifier circuit and respective inputs of the first differential amplifier circuit during the chop phase.Type: ApplicationFiled: May 19, 2017Publication date: March 15, 2018Inventors: Hanqing Wang, Gerard Mora-Puchalt
-
Publication number: 20180076779Abstract: A capacitive gain amplifier circuit includes two sets of Miller capacitors and two output stage differential amplifier circuits. A first set of Miller capacitors is used to compensate the first output stage differential amplifier circuit during a first phase that resets the first output stage differential amplifier circuit. The second set of Miller capacitors is used to compensate the first output stage differential amplifier circuit during a second phase that chops a signal being amplified. The second set of Miller capacitors is swapped from one polarity to an opposite polarity of the first output stage differential amplifier circuit during successive second phases. The second output stage differential amplifier circuit includes a set of inputs selectively coupled with the inputs of the first output stage differential amplifier circuit and a set of outputs selectively coupled with the outputs of the first output stage differential amplifier circuit during the second phase.Type: ApplicationFiled: May 19, 2017Publication date: March 15, 2018Inventors: Hanqing Wang, Gerard Mora-Puchalt
-
Patent number: 9621120Abstract: An output stage of a buffer or an amplifier connected to a switched capacitive load can operate in two phases to perform precharging and fine settling. The precharging and fine settling phases can be synchronized to the switching phases of the switched capacitive load connected to the amplifier. During the precharging phase, the output stage can be disconnected from the prior stages of the amplifier, and the output node of the amplifier can be connected to the switched capacitive load to precharge the capacitive load with the voltage already stored in the output stage. During the fine settling phase, the output stage can be reconnected to the prior stages of the amplifier, and the amplifier nodes can settle and get ready for sampling, which can occur at the end of the fine settling phase.Type: GrantFiled: August 4, 2015Date of Patent: April 11, 2017Assignee: Analog Devices GlobalInventor: Gerard Mora-Puchalt
-
Publication number: 20170040959Abstract: An output stage of a buffer or an amplifier connected to a switched capacitive load can operate in two phases to perform precharging and fine settling. The precharging and fine settling phases can be synchronized to the switching phases of the switched capacitive load connected to the amplifier. During the precharging phase, the output stage can be disconnected from the prior stages of the amplifier, and the output node of the amplifier can be connected to the switched capacitive load to precharge the capacitive load with the voltage already stored in the output stage. During the fine settling phase, the output stage can be reconnected to the prior stages of the amplifier, and the amplifier nodes can settle and get ready for sampling, which can occur at the end of the fine settling phase.Type: ApplicationFiled: August 4, 2015Publication date: February 9, 2017Inventor: Gerard Mora-Puchalt
-
Patent number: 9564855Abstract: Adaptive biasing circuits for input differential pairs of a buffer or an amplifier adapt to autozero currents for discrete pair selection or continuous pair selection. The adaptive biasing circuits include a multistage device including current source and follower devices with a plurality of switches for a two-phase operation: autozero and amplifying phases. During an autozero phase, input differential pairs are isolated from subsequent stages and biasing currents are determined for autozeroing of input offset voltages. During an amplifying phase, both input differential pairs can be coupled to subsequent stages for continuous selection or a selected input differential pair can be coupled to subsequent stages for discrete selection.Type: GrantFiled: February 10, 2015Date of Patent: February 7, 2017Assignee: Analog Devices GlobalInventor: Gerard Mora-Puchalt
-
Patent number: 9548948Abstract: A multichannel system, including a multiplexer having inputs for a plurality of input channels, and a pre-charge buffer having a plurality of inputs coupled to an input of the multiplexer, and an output coupled to a multiplexer output. The multichannel system may stand alone, or may be coupled to a receiving circuit having an input coupled to an output of the multiplexer. In some instances, the receiving circuit is an analog to digital converter.Type: GrantFiled: August 9, 2013Date of Patent: January 17, 2017Assignee: Analog Devices GlobalInventors: Gerard Mora Puchalt, Bhargav R. Vyas, Adrian W. Sherry, Arvind Madan
-
Publication number: 20160233833Abstract: Adaptive biasing circuits for input differential pairs of a buffer or an amplifier adapt to autozero currents for discrete pair selection or continuous pair selection. The adaptive biasing circuits include a multistage device including current source and follower devices with a plurality of switches for a two-phase operation: autozero and amplifying phases. During an autozero phase, input differential pairs are isolated from subsequent stages and biasing currents are determined for autozeroing of input offset voltages. During an amplifying phase, both input differential pairs can be coupled to subsequent stages for continuous selection or a selected input differential pair can be coupled to subsequent stages for discrete selection.Type: ApplicationFiled: February 10, 2015Publication date: August 11, 2016Inventor: Gerard Mora-Puchalt
-
Patent number: 9391628Abstract: An input stage to an analog to digital converter (ADC) includes at least one sampling capacitor (SC) for sampling an input signal in acquire phases, a capacitive gain amplifier (CGA) for providing the input signal to the SC, and bandwidth control means. The bandwidth control means is configured to ensure that the SC has a first bandwidth during a first part of an acquire phase and has a second bandwidth during a subsequent, second, part of said acquire phase, the second bandwidth being smaller than the first. In this manner, first, the input signal is sampled at a higher, first, bandwidth allowing to take advantage of using a high-bandwidth CGA to minimize settling error on the SC, and, next, during a second part of the same acquire phase, the input signal is sampled at a lower, second, bandwidth advantageously decreasing noise resulting from the use of a high-bandwidth CGA.Type: GrantFiled: December 14, 2015Date of Patent: July 12, 2016Assignee: Analog Devices GlobalInventors: Colin G. Lyden, Pasquale Delizia, Sanjay Rajasekhar, Yogesh Jayarman Sharma, Arthur J. Kalb, Marvin L. Shu, Gerard Mora-Puchalt, Roberto S. Maurino