Patents by Inventor Gerhard Noebauer
Gerhard Noebauer has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220084915Abstract: A semiconductor package includes a semiconductor die having opposing first and second main surfaces, a first power electrode on the first main surface and a second power electrode on the second main surface, a first lead having an inner surface attached to the first power electrode and a distal end having a first protruding side face extending substantially perpendicularly to the first main surface of the die, a second lead having an inner surface attached to the second power electrode and a distal end having a second protruding side face extending substantially perpendicularly to the second main surface of the die, and a mold compound enclosing at least part of the die and at least part of the first and second leads. The first lead includes a recess positioned in an edge of the inner surface. The second lead includes a recess positioned in an edge of the inner surface.Type: ApplicationFiled: September 10, 2021Publication date: March 17, 2022Inventors: Sergey Yuferev, Josef Hoeglauer, Gerhard Noebauer, Hao Zhuang
-
Patent number: 11239147Abstract: In some embodiments, a semiconductor device includes a semiconductor die including a vertical transistor device having a source electrode, a drain electrode and a gate electrode, the semiconductor die having a first surface and a metallization structure located on the first surface. The metallization structure includes a first conductive layer on the first surface, a first insulating layer on the first conductive layer, a second conductive layer on the first insulating layer, a second insulating layer on the second conductive layer and a third conductive layer on the second insulting layer. The third conductive layer includes at least one source pad electrically coupled to the source electrode, at least one drain pad electrically coupled to the drain electrode and at least one gate pad electrically coupled to the gate electrode.Type: GrantFiled: July 2, 2020Date of Patent: February 1, 2022Assignee: Infineon Technologies Austria AGInventors: Oliver Blank, Gerhard Noebauer
-
Publication number: 20210351168Abstract: In an embodiment, a semiconductor module includes a low side switch and a high side switch. The low side switch and the high side switch are arranged laterally adjacent one another and coupled in series between a ground package pad and a voltage input (VIN) package pad of the semiconductor module and form a half bridge configuration having an output node. The semiconductor module further includes a first capacitor pad coupled to ground potential and a second capacitor pad coupled to a VIN potential. The first capacitor pad is arranged vertically above the low side switch and the second capacitor pad is arranged vertically above the high side switch.Type: ApplicationFiled: May 4, 2021Publication date: November 11, 2021Inventors: Gerhard Noebauer, Sergey Yuferev
-
Patent number: 11158627Abstract: Disclosed is an electronic circuit. The electronic circuit includes a first transistor device and a clamping circuit. The first transistor device includes a control node and a load path between a first load node and a second load node, and the clamping circuit includes a second transistor device and a drive circuit. The second transistor device includes a control node and a load path connected in parallel with the load path of the first transistor device, and the drive circuit includes a capacitor coupled between the second load node of the first transistor device, and a first resistor coupled between the control node of the second transistor device and a further circuit node.Type: GrantFiled: April 18, 2019Date of Patent: October 26, 2021Assignee: Infineon Technologies Austria AGInventors: Thomas Feil, Gerhard Noebauer
-
Patent number: 11158569Abstract: In an embodiment, a semiconductor package includes at least one die pad, a plurality of outer contacts, a first semiconductor device and a second semiconductor device. The second semiconductor device includes a first transistor device having a source electrode, a gate electrode, a drain electrode, a front surface, and a rear surface. A front metallization is positioned on the front surface and a rear metallization on the rear surface of the second semiconductor device. The front metallization includes a first power contact pad coupled to the source electrode and mounted on the at least one die pad. The rear metallization includes a second power contact pad electrically coupled to the drain electrode, and an auxiliary lateral redistribution structure electrically insulated from the second power contact pad and the drain electrode. The first semiconductor device is electrically coupled to the auxiliary lateral redistribution structure.Type: GrantFiled: February 26, 2020Date of Patent: October 26, 2021Assignees: Infineon Technologies Austria AG, Infineon Technologies Americas Corp.Inventors: Gerhard Noebauer, Ashita Mirchandani
-
Patent number: 11133391Abstract: A transistor device includes, in a semiconductor body, a drift region, a body region, and a source region separated from the drift region by the body region and connected to a source node. The transistor device further includes a gate electrode dielectrically insulated from the body region by a gate dielectric, and a field electrode structure. The field electrode structure includes: a first field electrode connected to the source node and dielectrically insulated from the drift region by a first field electrode dielectric; a second field electrode dielectrically insulated from the drift region by a second field electrode dielectric; and a coupling circuit connected between the second field electrode and the source node and configured to connect the second field electrode to the source node dependent on a voltage between the source node and the second field electrode.Type: GrantFiled: September 16, 2019Date of Patent: September 28, 2021Assignee: Infineon Technologies Austria AGInventors: Franz Hirler, Cesar Augusto Braz, Gerhard Noebauer, Martin Henning Vielemeyer
-
Publication number: 20210183948Abstract: The application relates to a semiconductor switch element, including: a first vertical transistor device formed in a substrate and having a source region formed on a first side of the substrate and a drain region formed on a second side of the substrate vertically opposite to the first side; a second vertical transistor device formed laterally aside the first vertical transistor device in the same substrate and having a source region formed on the first side of the substrate and a drain region formed on the second side of the substrate; a conductive element arranged on the second side of the substrate and electrically connecting the drain regions of the vertical transistor devices; and a trench extending vertically into the substrate at the second side of the substrate, wherein at least a part of the conductive element is arranged in the trench.Type: ApplicationFiled: December 10, 2020Publication date: June 17, 2021Inventors: Sylvain Leomant, Gerhard Noebauer, Thomas Oszinda, Christian Gruber, Sergey Ananiev
-
Patent number: 10991812Abstract: Disclosed is a transistor device. The transistor device includes: in a semiconductor body, a drift region, a body region adjoining the drift region, and a source region separated from the drift region by the body region; a gate electrode dielectrically insulated from the body region by a gate dielectric; a source electrode electrically connected to the source region; at least one field electrode dielectrically insulated from the drift region by a field electrode dielectric; and a rectifier element coupled between the source electrode and the field electrode. The field electrode and the field electrode dielectric are arranged in a first trench that extends from a first surface of the semiconductor body into the semiconductor body. The rectifier element is integrated in the first trench in a rectifier region that is adjacent at least one of the source region and the body region.Type: GrantFiled: July 25, 2018Date of Patent: April 27, 2021Assignee: Infineon Technologies Austria AGInventors: Ralf Siemieniec, Robert Haase, Gerhard Noebauer, Martin Poelzl
-
Publication number: 20210083104Abstract: A method of current detection includes providing a transistor arrangement which comprises a drift and drain region arranged in a semiconductor body and each connected to a drain node, a plurality of load transistor cells each having a source region integrated in a first region of the semiconductor body, a plurality of sense transistor cells each having a source region integrated in a second region of the semiconductor body, a first source node electrically connected to the source region of each of the plurality of the load transistor cells via a first source conductor, and a second source node electrically connected to the source region of each of the plurality of the sense transistor cells via a second source conductor; and detecting a first current flowing between the drain node and the first source node of the transistor arrangement, wherein detecting the first current includes measuring a second current flowing between the drain node and the second source node of the transistor arrangement.Type: ApplicationFiled: November 25, 2020Publication date: March 18, 2021Inventor: Gerhard Noebauer
-
Publication number: 20210005543Abstract: In some embodiments, a semiconductor device includes a semiconductor die including a vertical transistor device having a source electrode, a drain electrode and a gate electrode, the semiconductor die having a first surface and a metallization structure located on the first surface. The metallization structure includes a first conductive layer on the first surface, a first insulating layer on the first conductive layer, a second conductive layer on the first insulating layer, a second insulating layer on the second conductive layer and a third conductive layer on the second insulting layer. The third conductive layer includes at least one source pad electrically coupled to the source electrode, at least one drain pad electrically coupled to the drain electrode and at least one gate pad electrically coupled to the gate electrode.Type: ApplicationFiled: July 2, 2020Publication date: January 7, 2021Inventors: Oliver Blank, Gerhard Noebauer
-
Patent number: 10872976Abstract: A transistor arrangement and a method are disclosed. The transistor arrangement includes: a drift and drain region arranged in a semiconductor body and connected to a drain node; a plurality of load transistor cells each including a source region integrated in a first region of the semiconductor body; a plurality of sense transistor cells each including a source region integrated in a second region of the semiconductor body; a first source node electrically connected to the source region of each load transistor cell via a first source conductor having a first area specific resistance; and a second source node electrically connected to the source region of each sense transistor cell via a second source conductor having a second area specific resistance. The area specific resistance of the second source conductor is greater than the area specific resistance of the first source conductor.Type: GrantFiled: January 15, 2019Date of Patent: December 22, 2020Assignee: Infineon Technologies Austria AGInventor: Gerhard Noebauer
-
Publication number: 20200357791Abstract: In an embodiment, a semiconductor device is provided that includes a main transistor having a load path, a sense transistor configured to sense a main current flowing in the load path of the main transistor, and at least one bypass diode structure configured to protect the sense transistor. The at least one bypass diode structure is electrically coupled in parallel with the sense transistor.Type: ApplicationFiled: May 5, 2020Publication date: November 12, 2020Inventors: Gerhard Noebauer, Florian Gasser
-
Patent number: 10811531Abstract: Disclosed is a transistor device with at least one gate electrode, a gate runner connected to the at least one gate electrode and arranged on top of a semiconductor body, and a gate pad arranged on top of the semiconductor body and electrically connected to the gate runner. The gate runner includes a first metal line, a second metal line on top of the first metal line, a first gate runner section, and at least one second gate runner section. The at least one second gate runner section is arranged between the first gate runner section and the gate pad. A cross sectional area of the second metal line in the at least one second gate runner section is less than 50% of the cross sectional area of the second metal line in the first gate runner section.Type: GrantFiled: February 25, 2019Date of Patent: October 20, 2020Assignee: Infineon Technologies Austria AGInventors: David Laforet, Oliver Blank, Cesar Augusto Braz, Gerhard Noebauer, Cedric Ouvrard
-
Publication number: 20200273788Abstract: In an embodiment, a semiconductor package includes at least one die pad, a plurality of outer contacts, a first semiconductor device and a second semiconductor device. The second semiconductor device includes a first transistor device having a source electrode, a gate electrode, a drain electrode, a front surface, and a rear surface. A front metallization is positioned on the front surface and a rear metallization on the rear surface of the second semiconductor device. The front metallization includes a first power contact pad coupled to the source electrode and mounted on the at least one die pad. The rear metallization includes a second power contact pad electrically coupled to the drain electrode, and an auxiliary lateral redistribution structure electrically insulated from the second power contact pad and the drain electrode. The first semiconductor device is electrically coupled to the auxiliary lateral redistribution structure.Type: ApplicationFiled: February 26, 2020Publication date: August 27, 2020Inventors: Gerhard Noebauer, Ashita Mirchandani
-
Patent number: 10629595Abstract: A power semiconductor device includes a semiconductor substrate having a first side. A plurality of active transistor cells is formed in an active area of the semiconductor substrate. Each of the plurality of active transistor cells includes a spicular trench which extends from the first side into the semiconductor substrate and has a field electrode. A gate electrode structure has a plurality of intersecting gate trenches running between the spicular trenches. The intersecting gate trenches form gate crossing regions of different shape when seen in a plan projection onto the first side of the power semiconductor device.Type: GrantFiled: June 27, 2018Date of Patent: April 21, 2020Assignee: Infineon Technologies Austria AGInventors: Cedric Ouvrard, Cesar Augusto Braz, Olivier Guillemant, David Laforet, Gerhard Noebauer, Li Juin Yip
-
Publication number: 20200091300Abstract: A transistor device includes, in a semiconductor body, a drift region, a body region, and a source region separated from the drift region by the body region and connected to a source node. The transistor device further includes a gate electrode dielectrically insulated from the body region by a gate dielectric, and a field electrode structure. The field electrode structure includes: a first field electrode connected to the source node and dielectrically insulated from the drift region by a first field electrode dielectric; a second field electrode dielectrically insulated from the drift region by a second field electrode dielectric; and a coupling circuit connected between the second field electrode and the source node and configured to connect the second field electrode to the source node dependent on a voltage between the source node and the second field electrode.Type: ApplicationFiled: September 16, 2019Publication date: March 19, 2020Inventors: Franz Hirler, Cesar Augusto Braz, Gerhard Noebauer, Martin Henning Vielemeyer
-
Publication number: 20190326277Abstract: Disclosed is an electronic circuit. The electronic circuit includes a first transistor device and a clamping circuit. The first transistor device includes a control node and a load path between a first load node and a second load node, and the clamping circuit includes a second transistor device and a drive circuit. The second transistor device includes a control node and a load path connected in parallel with the load path of the first transistor device, and the drive circuit includes a capacitor coupled between the second load node of the first transistor device, and a first resistor coupled between the control node of the second transistor device and a further circuit node.Type: ApplicationFiled: April 18, 2019Publication date: October 24, 2019Inventors: Thomas Feil, Gerhard Noebauer
-
Patent number: 10438945Abstract: A method of manufacturing a semiconductor die includes: forming a power HEMT (high-electron-mobility transistor) in a III-nitride semiconductor substrate, the power HEMT having a gate, a source and a drain; monolithically integrating a first gate driver HEMT with the power HEMT in the III-nitride semiconductor substrate, the first gate driver HEMT having a gate, a source and a drain and logically forming part of a driver; and electrically connecting the first gate driver HEMT to the gate of the power HEMT so that the first gate driver HEMT is operable to turn the power HEMT off or on responsive to an externally-generated control signal received from the driver or other device.Type: GrantFiled: September 19, 2017Date of Patent: October 8, 2019Assignee: Infineon Technologies Austria AGInventors: Martin Vielemeyer, Walter Rieger, Martin Pölzl, Gerhard Nöbauer
-
Publication number: 20190267487Abstract: Disclosed is a transistor device with at least one gate electrode, a gate runner connected to the at least one gate electrode and arranged on top of a semiconductor body, and a gate pad arranged on top of the semiconductor body and electrically connected to the gate runner. The gate runner includes a first metal line, a second metal line on top of the first metal line, a first gate runner section, and at least one second gate runner section. The at least one second gate runner section is arranged between the first gate runner section and the gate pad. A cross sectional area of the second metal line in the at least one second gate runner section is less than 50% of the cross sectional area of the second metal line in the first gate runner section.Type: ApplicationFiled: February 25, 2019Publication date: August 29, 2019Inventors: David Laforet, Oliver Blank, Cesar Augusto Braz, Gerhard Noebauer, Cedric Ouvrard
-
Publication number: 20190221665Abstract: A transistor arrangement and a method are disclosed. The transistor arrangement includes: a drift and drain region arranged in a semiconductor body and connected to a drain node; a plurality of load transistor cells each including a source region integrated in a first region of the semiconductor body; a plurality of sense transistor cells each including a source region integrated in a second region of the semiconductor body; a first source node electrically connected to the source region of each load transistor cell via a first source conductor having a first area specific resistance; and a second source node electrically connected to the source region of each sense transistor cell via a second source conductor having a second area specific resistance. The area specific resistance of the second source conductor is greater than the area specific resistance of the first source conductor.Type: ApplicationFiled: January 15, 2019Publication date: July 18, 2019Inventor: Gerhard Noebauer