Patents by Inventor Gerrit Jan Hemink
Gerrit Jan Hemink has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11894037Abstract: In a memory array with a cross-point structure, at each cross-point junction a programmable resistive memory element, such as an MRAM memory cell, is connected in series with a threshold switching selector, such as an ovonic threshold switch. The threshold switching selector switches to a conducting state when a voltage above a threshold voltage is applied. When powered down for extended periods, the threshold voltage can drift upward. If the drift is excessive, this can make the memory cell difficult to access and can disturb stored data values when accessed. Techniques are presented to determine whether excessive voltage threshold drift may have occurred, including a read based test and a time based test. Techniques are also presented for initializing a cross-point array, for both first fire and cold start, by using voltage levels shifted from half-select voltage levels used in a standard memory access.Type: GrantFiled: April 12, 2022Date of Patent: February 6, 2024Assignee: SanDisk Technologies LLCInventors: Michael Grobis, James W. Reiner, Michael Nicolas Albert Tran, Juan P. Saenz, Gerrit Jan Hemink
-
Patent number: 11894062Abstract: A memory apparatus and method of operation are provided. The apparatus includes apparatus including memory cells connected to word lines including at least one dummy word line and data word lines. The memory cells are arranged in strings and are configured to retain a threshold voltage. The apparatus also includes a control means coupled to the word lines and the strings and configured to identify ones of the memory cells connected to the at least one dummy word line with the threshold voltage being below a predetermined detection voltage threshold following an erase operation. The control means is also configured to selectively apply at least one programming pulse of a maintenance program voltage to the at least one dummy word line to program the ones of the memory cells connected to the at least one dummy word line having the threshold voltage being below the predetermined detection voltage threshold.Type: GrantFiled: August 10, 2021Date of Patent: February 6, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Xiang Yang, Deepanshu Dutta, Gerrit Jan Hemink, Shubhajit Mukherjee
-
Patent number: 11887677Abstract: The memory device includes a controller that is configured to program the memory cells of a selected word line in a plurality of program-verify iterations. During a verify portion at least one of the program-verify iterations, the controller determines a threshold voltage of at least one memory cell relative to a first verify low voltage VL1, a second verify low voltage VL2, and a verify high voltage VH associated with a data state being programmed. The controller also maintains a count of program-verify iterations since the at least one memory cell passed a verify high voltage of a previously programmed data state or discharges a sense node through a channel including the at least one memory cell and compares a discharge time to predetermined sense times associated with the first and second verify low voltages and with the verify high voltage.Type: GrantFiled: March 22, 2022Date of Patent: January 30, 2024Assignee: SANDISK TECHNOLOGIES LLCInventors: Muhammad Masuduzzaman, Deepanshu Dutta, Gerrit Jan Hemink
-
Patent number: 11798625Abstract: An apparatus includes a control circuit configured to connect to first word lines of a first vertical sub-block and second word lines of a second vertical sub-block. The first vertical sub-block and the second vertical sub-block include memory cells connected in series in NAND strings, each NAND string including memory cells coupled to the first word lines in series with memory cells connected to the second word lines. The control circuit is configured to program or sense memory cells along a selected first word line of the first vertical sub-block while applying a first voltage to second word lines that are connected to programmed memory cells and applying a second voltage to second word lines that are connected to unprogrammed memory cells.Type: GrantFiled: September 8, 2021Date of Patent: October 24, 2023Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Deepanshu Dutta, Gerrit Jan Hemink
-
Publication number: 20230326506Abstract: In a memory array with a cross-point structure, at each cross-point junction a programmable resistive memory element, such as an MRAM memory cell, is connected in series with a threshold switching selector, such as an ovonic threshold switch. The threshold switching selector switches to a conducting state when a voltage above a threshold voltage is applied. When powered down for extended periods, the threshold voltage can drift upward. If the drift is excessive, this can make the memory cell difficult to access and can disturb stored data values when accessed. Techniques are presented to determine whether excessive voltage threshold drift may have occurred, including a read based test and a time based test. Techniques are also presented for initializing a cross-point array, for both first fire and cold start, by using voltage levels shifted from half-select voltage levels used in a standard memory access.Type: ApplicationFiled: April 12, 2022Publication date: October 12, 2023Applicant: SanDisk Technologies LLCInventors: Michael Grobis, James W. Reiner, Michael Nicolas Albert Tran, Juan P. Saenz, Gerrit Jan Hemink
-
Publication number: 20230307072Abstract: The memory device includes a controller that is configured to program the memory cells of a selected word line in a plurality of program-verify iterations. During a verify portion at least one of the program-verify iterations, the controller determines a threshold voltage of at least one memory cell relative to a first verify low voltage VL1, a second verify low voltage VL2, and a verify high voltage VH associated with a data state being programmed. The controller also maintains a count of program-verify iterations since the at least one memory cell passed a verify high voltage of a previously programmed data state or discharges a sense node through a channel including the at least one memory cell and compares a discharge time to predetermined sense times associated with the first and second verify low voltages and with the verify high voltage.Type: ApplicationFiled: March 22, 2022Publication date: September 28, 2023Applicant: SanDisk Technologies LLCInventors: Muhammad Masuduzzaman, Deepanshu Dutta, Gerrit Jan Hemink
-
Patent number: 11688469Abstract: To help reduce program disturbs in non-selected NAND strings of a non-volatile memory, a sub-block based boosting scheme in introduced. For a three dimensional NAND memory structure, in which the memory cells above a joint region form an upper sub-block and memory cells below the joint region form a lower sub-block, dummy word lines in the joint region act as select gates to allow boosting at the sub-block level when the lower block is being programmed in a reverse order.Type: GrantFiled: August 11, 2021Date of Patent: June 27, 2023Assignee: SanDisk Technologies LLCInventors: Dengtao Zhao, Gerrit Jan Hemink, Xiang Yang, Ken Oowada, Guirong Liang
-
Patent number: 11646081Abstract: Technology is provided for extending the useful life of a block of memory cells by changing an operating parameter in a physical region of the block that is more susceptible to wear than other regions. Changing the operating parameter in the physical region extends the life of that region, which extends the life of the block. The operating parameter may be, for example, a program voltage step size or a storage capacity of the memory cells. For example, using a smaller program voltage step size in a sub-block that is more susceptible to wear extends the life of that sub-block, which extends the life of the block. For example, programming memory cells to fewer bits per cell in the region of the block (e.g., sub-block, word line) that is more susceptible to wear extends the useful life of that region, which extends the life of the block.Type: GrantFiled: August 3, 2021Date of Patent: May 9, 2023Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Peter Rabkin, Henry Chin, Ken Oowada, Dengtao Zhao, Gerrit Jan Hemink
-
Patent number: 11625172Abstract: Apparatuses and techniques are described for programming data in memory cells while concurrently storing backup data. One or more initial pages of data are programmed into both a primary block and a first backup block in a first program pass. A power loss then occurs which can corrupt the data or otherwise prevent reading of the one or more initial pages of data from the primary block. The one or more initial pages of data are read from the first backup block and used to perform a second program pass in which one or more additional pages of data are programmed into the primary block. Single bit per cell data can be stored in a second backup block to decode the one or more initial pages of data as read from the first backup block.Type: GrantFiled: June 16, 2021Date of Patent: April 11, 2023Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Toru Miwa, Ken Oowada, Gerrit Jan Hemink
-
Publication number: 20230076245Abstract: An apparatus includes a control circuit configured to connect to first word lines of a first vertical sub-block and second word lines of a second vertical sub-block. The first vertical sub-block and the second vertical sub-block include memory cells connected in series in NAND strings, each NAND string including memory cells coupled to the first word lines in series with memory cells connected to the second word lines. The control circuit is configured to program or sense memory cells along a selected first word line of the first vertical sub-block while applying a first voltage to second word lines that are connected to programmed memory cells and applying a second voltage to second word lines that are connected to unprogrammed memory cells.Type: ApplicationFiled: September 8, 2021Publication date: March 9, 2023Applicant: SanDisk Technologies LLCInventors: Xiang Yang, Deepanshu Dutta, Gerrit Jan Hemink
-
Publication number: 20230050955Abstract: To help reduce program disturbs in non-selected NAND strings of a non-volatile memory, a sub-block based boosting scheme in introduced. For a three dimensional NAND memory structure, in which the memory cells above a joint region form an upper sub-block and memory cells below the joint region form a lower sub-block, dummy word lines in the joint region act as select gates to allow boosting at the sub-block level when the lower block is being programmed in a reverse order.Type: ApplicationFiled: August 11, 2021Publication date: February 16, 2023Applicant: SanDisk Technologies LLCInventors: Dengtao Zhao, Gerrit Jan Hemink, Xiang Yang, Ken Oowada, Guirong Liang
-
Publication number: 20230046677Abstract: A memory apparatus and method of operation are provided. The apparatus includes apparatus including memory cells connected to word lines including at least one dummy word line and data word lines. The memory cells are arranged in strings and are configured to retain a threshold voltage. The apparatus also includes a control means coupled to the word lines and the strings and configured to identify ones of the memory cells connected to the at least one dummy word line with the threshold voltage being below a predetermined detection voltage threshold following an erase operation. The control means is also configured to selectively apply at least one programming pulse of a maintenance program voltage to the at least one dummy word line to program the ones of the memory cells connected to the at least one dummy word line having the threshold voltage being below the predetermined detection voltage threshold.Type: ApplicationFiled: August 10, 2021Publication date: February 16, 2023Applicant: SanDisk Technologies LLCInventors: Xiang Yang, Deepanshu Dutta, Gerrit Jan Hemink, Shubhajit Mukherjee
-
Publication number: 20230041476Abstract: Technology is provided for extending the useful life of a block of memory cells by changing an operating parameter in a physical region of the block that is more susceptible to wear than other regions. Changing the operating parameter in the physical region extends the life of that region, which extends the life of the block. The operating parameter may be, for example, a program voltage step size or a storage capacity of the memory cells. For example, using a smaller program voltage step size in a sub-block that is more susceptible to wear extends the life of that sub-block, which extends the life of the block. For example, programming memory cells to fewer bits per cell in the region of the block (e.g., sub-block, word line) that is more susceptible to wear extends the useful life of that region, which extends the life of the block.Type: ApplicationFiled: August 3, 2021Publication date: February 9, 2023Applicant: SanDisk Technologies LLCInventors: Xiang Yang, Peter Rabkin, Henry Chin, Ken Oowada, Dengtao Zhao, Gerrit Jan Hemink
-
Patent number: 11551781Abstract: Apparatuses and techniques are described for programming data in memory cells while concurrently storing backup data. Initial pages of multiple bit per cell data are encoded to obtain at least first and second pages of single bit per cell data. The initial pages of multiple bit per cell data are programmed into a primary set of memory cells, while concurrently the first and second pages of single bit per cell data are programmed into first and second backup sets of memory cells, respectively. In the event of a power loss, the first and second pages of single bit per cell data are read from the first and second backup sets of memory cells, and decoded to recover the initial pages of multiple bit per cell data.Type: GrantFiled: June 16, 2021Date of Patent: January 10, 2023Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Toru Miwa, Ken Oowada, Gerrit Jan Hemink
-
Patent number: 11545221Abstract: Technology is disclosed herein for concurrently programming the same data pattern in multiple sets of non-volatile memory cells. Voltage are applied to bit lines in accordance with a data pattern. A select voltage is applied to drain select gates of multiple sets of NAND strings. The system concurrently applies a program pulse to control gates of a different set of selected memory cells in each respective set of the multiple sets of the NAND strings while the select voltage is applied to the drain select gates of the multiple sets of the NAND strings and the voltages are applied to the plurality of bit lines to concurrently program the data pattern into each set of the selected memory cells.Type: GrantFiled: June 28, 2021Date of Patent: January 3, 2023Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Gerrit Jan Hemink, Ken Oowada, Toru Miwa
-
Publication number: 20220404989Abstract: Apparatuses and techniques are described for programming data in memory cells while concurrently storing backup data. One or more initial pages of data are programmed into both a primary block and a first backup block in a first program pass. A power loss then occurs which can corrupt the data or otherwise prevent reading of the one or more initial pages of data from the primary block. The one or more initial pages of data are read from the first backup block and used to perform a second program pass in which one or more additional pages of data are programmed into the primary block. Single bit per cell data can be stored in a second backup block to decode the one or more initial pages of data as read from the first backup block.Type: ApplicationFiled: June 16, 2021Publication date: December 22, 2022Applicant: SanDisk Technologies LLCInventors: Xiang Yang, Toru Miwa, Ken Oowada, Gerrit Jan Hemink
-
Publication number: 20220406398Abstract: Apparatuses and techniques are described for programming data in memory cells while concurrently storing backup data. Initial pages of multiple bit per cell data are encoded to obtain at least first and second pages of single bit per cell data. The initial pages of multiple bit per cell data are programmed into a primary set of memory cells, while concurrently the first and second pages of single bit per cell data are programmed into first and second backup sets of memory cells, respectively. In the event of a power loss, the first and second pages of single bit per cell data are read from the first and second backup sets of memory cells, and decoded to recover the initial pages of multiple bit per cell data.Type: ApplicationFiled: June 16, 2021Publication date: December 22, 2022Applicant: SanDisk Technologies LLCInventors: Xiang Yang, Toru Miwa, Ken Oowada, Gerrit Jan Hemink
-
Patent number: 11397790Abstract: An apparatus performs vector matrix multiplication (VMM) for an analog neural network (ANN). The apparatus includes a column of NAND flash cells in series, where each NAND flash cell includes a control gate; a bit line connected to the column of NAND flash cells, where a current drawn from the NAND flash cells flows to the bit line; an integrator connected to the bit line; and a controller having programmed instructions to control the column of NAND flash cells by setting the voltage of the control gate of each NAND flash cell.Type: GrantFiled: June 25, 2019Date of Patent: July 26, 2022Assignee: SanDisk Technologies LLCInventors: Federico Nardi, Gerrit Jan Hemink, Won Ho Choi
-
Patent number: 11342028Abstract: Apparatuses, systems, and methods are disclosed for concurrently programming non-volatile storage cells, such as those of an SLC NAND array. The non-volatile storage cells may be arranged into a first block comprising a first string of storage cells that intersects with a first word line at a first storage cell, a second block comprising a second string of storage cells that intersects with a second word line at a second storage cell, a bit line electrically connectable to the first string and the second string, and controller configured to apply a programming pulse, at an elevated voltage, to the first word line and second word line to concurrently program the first and second storage cells.Type: GrantFiled: April 12, 2021Date of Patent: May 24, 2022Assignee: SanDisk Technologies LLCInventors: Xiang Yang, Aaron Lee, Gerrit Jan Hemink, Ken Oowada, Toru Miwa
-
Patent number: 11328204Abstract: Use of a NAND array architecture to realize a binary neural network (BNN) allows for matrix multiplication and accumulation to be performed within the memory array. A unit synapse for storing a weight of a BNN is stored in a pair of series connected memory cells. A binary input is applied as a pattern of voltage values on a pair of word lines connected to the unit synapse to perform the multiplication of the input with the weight by determining whether or not the unit synapse conducts. The results of such multiplications are determined by a sense amplifier, with the results accumulated by a counter.Type: GrantFiled: March 28, 2019Date of Patent: May 10, 2022Assignee: SanDisk Technologies LLCInventors: Won Ho Choi, Pi-Feng Chiu, Wen Ma, Minghai Qin, Gerrit Jan Hemink, Martin Lueker-Boden