Patents by Inventor Giulio Corva
Giulio Corva has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6924632Abstract: A frequency/signal converter is provided that receives an input clock signal and generates an output signal. The converter includes a first circuit that receives the input clock signal and generates first and second logic signals that are complementary with one another, a loop circuit that includes a first circuit line and a second circuit line that are each coupled between a first supply voltage and a second supply voltage, and an integrator device. A current proportional to the output signal of the converter flows in the loop circuit. The first and second circuit lines include first and second capacitive elements and first and second switches for interrupting current flow into the first and second capacitive elements, respectively. The first and second switches are controlled by the first and second logic signals, respectively.Type: GrantFiled: July 2, 2003Date of Patent: August 2, 2005Assignee: STMicroelectronics S.r.l.Inventors: Adalberto Mariani, Giulio Corva
-
Patent number: 6897642Abstract: A multiphase buck type voltage regulator having at least two phases and including a first switching means that selectively connect a supply voltage to a load through a first current path; a second switching means that selectively connect said supply voltage to said load through a second current path; a first activation circuit that activates said first switching means; a first delay circuit that deactivates said first switching means after a first period of time; a second activation circuit that activates said second switching means; a second delay circuit that after a second period of time deactivates said second switching means; said first period of time depends on said supply voltage and on the output voltage; said second period of time depends on said supply voltage and on a voltage proportional to the difference of current that flows in said first and second current path.Type: GrantFiled: July 14, 2003Date of Patent: May 24, 2005Assignee: STMicroelectronics S.r.l.Inventors: Adalberto Mariani, Giulio Corva
-
Patent number: 6894471Abstract: The method is for regulating the supply voltage of a load via a switching voltage regulator having an inductor driven by at least a power switch for delivering current to an output capacitor having a certain parasitic series resistance, connected between the output node of the regulator and ground and to an electric load eventually connected in parallel to the output capacitor. The method includes establishing a reference voltage, generating a comparison signal as the sum of a first voltage signal proportional to the current circulating in the inductor and of a second voltage signal depending on the difference between the output voltage and the reference voltage and on the first voltage signal. The comparison signal is compared with at least a threshold for generating a logic signal that switches between an active state and an inactive state and viceversa each time that the threshold is crossed, and the turn on or the turn off of the switch is controlled as a function of the state of the logic signal.Type: GrantFiled: May 30, 2003Date of Patent: May 17, 2005Assignee: ST Microelectronics S.r.l.Inventors: Giulio Corva, Adalberto Mariani
-
Patent number: 6828766Abstract: A circuit device generates a signal proportional to the current circulating in an inductor and a current comparator, which is disabled by a stand-by signal, and is input with a feedback signal and with a signal proportional to the current circulating in the inductor and generates a logic comparison signal. A control logic, input with a logic comparison signal and the stand-by signal, drives the switch or the switches of a power stage. A clamp, connected in parallel to a capacitive branch, makes the feedback signal greater than a certain minimum threshold, to make the current that is delivered to the load, when the regulator is not in the stand-by state, greater than a certain minimum current.Type: GrantFiled: May 30, 2003Date of Patent: December 7, 2004Assignee: STMicroelectronics S.r.l.Inventors: Giulio Corva, Adalberto Mariani
-
Publication number: 20040104713Abstract: A multiphase buck type voltage regulator having at least two phases and including a first switching means that selectively connect a supply voltage to a load through a first current path; a second switching means that selectively connect said supply voltage to said load through a second current path; a first activation circuit that activates said first switching means; a first delay circuit that deactivates said first switching means after a first period of time; a second activation circuit that activates said second switching means; a second delay circuit that after a second period of time deactivates said second switching means; said first period of time depends on said supply voltage and on the output voltage; said second period of time depends on said supply voltage and on a voltage proportional to the difference of current that flows in said first and second current path.Type: ApplicationFiled: July 14, 2003Publication date: June 3, 2004Applicant: STMicroelectronics S.r.I.Inventors: Adalberto Mariani, Giulio Corva
-
Patent number: 6727742Abstract: A high-voltage level shifting circuit with optimized response time, comprising: an inverter having an input and an output, the inverter being connected between a first voltage and a second voltage whose difference remains constant over time; a resistor, in which one terminal is connected to the first voltage and a second terminal is connected to the input of the inverter; a high-voltage transistor, which is connected between the second terminal of the resistor and a current source whose switching on and off determine the level shifting of a digital signal; and a clamp transistor, which is connected between the first voltage and a node that is common to the resistor and to the high-voltage transistor. The gate terminal of the clamp transistor is connected to the output of the inverter.Type: GrantFiled: January 24, 2002Date of Patent: April 27, 2004Assignee: STMicroelectronics S.r.l.Inventors: Adalberto Mariani, Giulio Corva
-
Publication number: 20040066239Abstract: A frequency/signal converter is provided that receives an input clock signal and generates an output signal. The converter includes a first circuit that receives the input clock signal and generates first and second logic signals that are complementary with one another, a loop circuit that includes a first circuit line and a second circuit line that are each coupled between a first supply voltage and a second supply voltage, and an integrator device. A current proportional to the output signal of the converter flows in the loop circuit. The first and second circuit lines include first and second capacitive elements and first and second switches for interrupting current flow into the first and second capacitive elements, respectively. The first and second switches are controlled by the first and second logic signals, respectively.Type: ApplicationFiled: July 2, 2003Publication date: April 8, 2004Applicant: STMICROELECTRONICS S.A.Inventors: Adalberto Mariani, Giulio Corva
-
Publication number: 20040032242Abstract: The method is for regulating the supply voltage of a load via a switching voltage regulator having an inductor driven by at least a power switch for delivering current to an output capacitor having a certain parasitic series resistance, connected between the output node of the regulator and ground and to an electric load eventually connected in parallel to the output capacitor. The method includes establishing a reference voltage, generating a comparison signal as the sum of a first voltage signal proportional to the current circulating in the inductor and of a second voltage signal depending on the difference between the output voltage and the reference voltage and on the first voltage signal. The comparison signal is compared with at least a threshold for generating a logic signal that switches between an active state and an inactive state and viceversa each time that the threshold is crossed, and the turn on or the turn off of the switch is controlled as a function of the state of the logic signal.Type: ApplicationFiled: May 30, 2003Publication date: February 19, 2004Applicant: STMicroelectronicsInventors: Giulio Corva, Adalberto Mariani
-
Publication number: 20030231012Abstract: A circuit device generates a signal proportional to the current circulating in an inductor and a current comparator, which is disabled by a stand-by signal, and is input with a feedback signal and with a signal proportional to the current circulating in the inductor and generates a logic comparison signal. A control logic, input with a logic comparison signal and the stand-by signal, drives the switch or the switches of a power stage. A clamp, connected in parallel to a capacitive branch, makes the feedback signal greater than a certain minimum threshold, to make the current that is delivered to the load, when the regulator is not in the stand-by state, greater than a certain minimum current.Type: ApplicationFiled: May 30, 2003Publication date: December 18, 2003Applicant: STMicroelectronics S.r.l.Inventors: Giulio Corva, Adalberto Mariani
-
Patent number: 6630854Abstract: The present invention relates a monostable circuit adapted to provide a delay having a length inversely proportional to an input signal, characterized by comprising generating means (21, 22) adapted to generate a signal proportionally to an input signal (Vin) and to a corrective factor (35), comparing means (23) adapted to compare the value of said signal with a prefixed value range (Imin, Imax) and correcting means (24) adapted to correct said corrective factor (35) in the case that the value of said signal is out of said prefixed value range (Imin, Imax).Type: GrantFiled: January 14, 2002Date of Patent: October 7, 2003Assignee: STMicroelectronics S.r.l.Inventors: Giulio Corva, Ignazio Bellomo
-
Patent number: 6538479Abstract: A driver circuit drives at least one power switch, which circuit comprises a final stage including a complementary pair of power transistors connected to said switch at a common output node. Advantageously, this circuit comprises a respective power-on buffer stage, connected in upstream of each of the power transistors, and a power-on detector associated with each power transistor, the detector associated with one of the power transistors being connected to the buffer stage of the complementary one of the transistors to prevent the power transistors from being turned on simultaneously.Type: GrantFiled: August 28, 2001Date of Patent: March 25, 2003Assignee: STMicroelectronics S.r.l.Inventors: Ignazio Bellomo, Giulio Corva, Francesco Villa
-
Publication number: 20030015999Abstract: The present invention relates a monostable circuit adapted to provide a delay having a length inversely proportional to an input signal, characterized by comprising generating means (21, 22) adapted to generate a signal proportionally to an input signal (Vin) and to a corrective factor (35), comparing means (23) adapted to compare the value of said signal with a prefixed value range (Imin, Imax) and correcting means (24) adapted to correct said corrective factor (35) in the case that the value of said signal is out of said prefixed value range (Imin, Imax).Type: ApplicationFiled: January 14, 2002Publication date: January 23, 2003Inventors: Giulio Corva, Ignazio Bellomo
-
Publication number: 20020125932Abstract: A high-voltage level shifting circuit with optimized response time, comprising: an inverter having an input and an output, the inverter being connected between a first voltage and a second voltage whose difference remains constant over time; a resistor, in which one terminal is connected to the first voltage and a second terminal is connected to the input of the inverter; a high-voltage transistor, which is connected between the second terminal of the resistor and a current source whose switching on and off determine the level shifting of a digital signal; and a clamp transistor, which is connected between the first voltage and a node that is common to the resistor and to the high-voltage transistor. The gate terminal of the clamp transistor is connected to the output of the inverter.Type: ApplicationFiled: January 24, 2002Publication date: September 12, 2002Applicant: STMicroelectronics S.R.L.Inventors: Adalberto Mariani, Giulio Corva
-
Patent number: 6396251Abstract: The invention relates to a control circuit for a hysteretic switching voltage regulator, which comprises a logic circuit driving an output stage; a hysteresis comparator comparing the voltage value at the output of the regulator with a reference voltage; a current sensor for sensing, through a comparator, the current drain of a load connected to the output of the regulator. This control circuit further comprises a device for adjusting the hysteresis range of the hysteresis comparator, and a hysteresis frequency sensing and controlling logic portion connected to the output of the hysteresis comparator, the logic portion acting on the frequency adjusting device.Type: GrantFiled: March 6, 2001Date of Patent: May 28, 2002Assignee: STMicroelectronics S.r.l.Inventors: Giulio Corva, Alessandro Camera, Ignazio Bellomo
-
Publication number: 20020030516Abstract: A driver circuit drives at least one power switch, which circuit comprises a final stage including a complementary pair of power transistors connected to said switch at a common output node. Advantageously, this circuit comprises a respective power-on buffer stage, connected in upstream of each of the power transistors, and a power-on detector associated with each power transistor, the detector associated with one of the power transistors being connected to the buffer stage of the complementary one of the transistors to prevent the power transistors from being turned on simultaneously.Type: ApplicationFiled: August 28, 2001Publication date: March 14, 2002Applicant: STMicroelectronics S.r.l.Inventors: Ignazio Bellomo, Giulio Corva, Francesco Villa
-
Publication number: 20010038278Abstract: The invention relates to a control circuit for a hysteretic switching voltage regulator, which comprises a logic circuit driving an output stage; a hysteresis comparator comparing the voltage value at the output of the regulator with a reference voltage; a current sensor for sensing, through a comparator, the current drain of a load connected to the output of the regulator. This control circuit further comprises a device for adjusting the hysteresis range of the hysteresis comparator, and a hysteresis frequency sensing and controlling logic portion connected to the output of the hysteresis comparator, the logic portion acting on the frequency adjusting device.Type: ApplicationFiled: March 6, 2001Publication date: November 8, 2001Inventors: Giulio Corva, Alessandro Camera, Ignazio Bellomo