Patents by Inventor Gouri Sankar Kar
Gouri Sankar Kar has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240107739Abstract: A memory device configured as a dynamic random access memory is provided, comprising a first semiconductor device layer comprising a first bit cell and a second semiconductor device layer comprising a second DRAM bit cell. Further, at least one of a first and second interconnecting structure is provided, the first interconnecting structure extending vertically between the first and second semiconductor device layer and being arranged to form a write word line common to the gate terminal of the write transistors of the first and second bit cells, and the second interconnecting structure extending vertically between the first and second semiconductor device layer and being arranged to form a read word line common to a first source/drain terminal of the read transistors of the first and second bit cells.Type: ApplicationFiled: September 21, 2023Publication date: March 28, 2024Inventors: Nouredine Rassoul, Hyungrock Oh, Romain Delhougne, Gouri Sankar Kar, Attilio Belmonte, Kaustuv Banerjee, Mohit Gupta
-
Patent number: 11910725Abstract: The present disclosure relates to magnetic devices. In particular, the disclosure relates to magnetic memory and logic devices that employ the voltage control of magnetic anisotropy (VCMA) effect for magnetization switching. The present disclosure provides a method for manufacturing a magnetic structure for such a magnetic device. The method comprising the following steps: providing a bottom electrode layer, forming a SrTiO3 (STO) stack on the bottom electrode layer by atomic layer deposition (ALD) of at least two different STO nanolaminates, forming a magnetic layer on the STO stack, and forming a perpendicular magnetic anisotropy (PMA) promoting layer on the magnetic layer, the PMA promoting layer being configured to promote PMA in the magnetic layer.Type: GrantFiled: December 14, 2020Date of Patent: February 20, 2024Assignees: IMEC VZW, Katholieke Universiteit LeuvenInventors: Bart Vermeulen, Mihaela Ioana Popovici, Koen Martens, Gouri Sankar Kar
-
Publication number: 20230382756Abstract: A mixed metal oxide and methods for making the mixed metal oxide are disclosed. The mixed metal oxide includes metal and metalloid elements including 0.40 to 0.70 parts by mole Mg, 0.30 to 0.60 parts by mole Zn, and 0.00 to 0.30 parts by mole of other elements selected from metals and metalloids, wherein less than 0.01 parts by mole of the other elements is Al, and wherein less than 0.04 parts by mole of the other elements is Ga. The sum of all parts by mole of Mg, Zn, and the other elements may amount to about 1.00. The mixed metal oxide additionally includes) oxygen and less than 0.01 parts by mole of non-metallic and non-metalloid impurities.Type: ApplicationFiled: May 26, 2023Publication date: November 30, 2023Inventors: Michiel Jan Van Setten, Geoffrey Pourtois, Hendrik F.W. Dekkers, Gouri Sankar Kar
-
Publication number: 20230382758Abstract: Mixed metal oxides and methods for making the mixed metal oxides are disclosed. A mixed metal oxide includes metal or metalloid elements including 0.50 to 0.90 parts by mole Mg, 0.05 to 0.30 parts by mole Al, 0.01 to 0.20 parts by mole Sb, and 0.00 to 0.31 parts by mole of other elements selected from metals and metalloids. The sum of all parts by mole of Mg, Al, Sb, and the other elements selected from metals and metalloids may amount to about 1.00. The mixed metal oxide additionally includes oxygen, and less than 0.01 parts by mole of non-metallic and non-metalloid impurities.Type: ApplicationFiled: May 30, 2023Publication date: November 30, 2023Inventors: Michiel Jan van Setten, Geoffrey Pourtois, Hendrik F.W. Dekkers, Gouri Sankar Kar
-
Publication number: 20230262996Abstract: A charge-coupled device (CCD) memory is provided. In one aspect, the CCD memory is 3D integrated. The CCD memory can include a gate stack with a plurality of gate layers and spacer layers alternatingly arranged one on the other, and a plurality of semiconductor-based channels extending in the stack. The channels may be formed from a semiconductor oxide material. The CCD memory can include dielectric layers, wherein each dielectric layer is arranged between one of the channels and at least one of the gate layers. Each channel of the CCD memory can form, in combination with the gate layers and at least one of the dielectric layers, a string of charge storage capacitors, and each string of charge storage capacitors can be operable as a CCD register. The CCD memory can also include a readout layer, which can include a plurality of readout stages configured to individually readout stored charge from each of the CCD registers.Type: ApplicationFiled: February 15, 2023Publication date: August 17, 2023Inventors: Maarten Rosmeulen, Jiwon Lee, Gouri Sankar Kar, Swaraj Bandhu Mahato
-
Publication number: 20230200078Abstract: Example embodiments relate to ferroelectric devices. An example ferroelectric device layer structure includes a first electrode. The ferroelectric device layer structure also includes a second electrode. Additionally, the ferroelectric device layer structure includes a ferroelectric layer of hafnium zirconate (HZO). Further, the ferroelectric device layer structure includes an oxide layer of Nb2O5 or Ta2O5 arranged on the ferroelectric layer. The ferroelectric layer and the oxide layer are arranged between the first electrode and the second electrode.Type: ApplicationFiled: December 13, 2022Publication date: June 22, 2023Inventors: Mihaela Ioana Popovici, Jan Van Houdt, Amey Mahadev Walke, Gouri Sankar Kar, Jasper Bizindavyi
-
Publication number: 20230145983Abstract: The disclosed technology relates to a magnetic domain wall-based memory device including a combination of at least one magnetic domain wall track and at least one spin orbit torque (SOT) track, which are arranged in a crossing architecture. The SOT track can include a first strip of a patterned SOT generating layer, wherein the first strip extends into a first direction and is configured to pass a first current along the first direction. The magnetic domain wall track can include a second strip of the patterned SOT generating layer and a first magnetic strip of a patterned magnetic free layer, wherein the second strip extends along a second direction and intersects with the first strip in a first crossing region. The first magnetic strip can be provided on the second strip including the first crossing region and can be configured to pass a second current along the second direction.Type: ApplicationFiled: November 1, 2022Publication date: May 11, 2023Inventors: Sebastien Couet, Van Dai Nguyen, Gouri Sankar Kar, Siddharth Rao, Jose Diogo Costa
-
Publication number: 20230010899Abstract: In an aspect, a mixed metal oxide comprises or consists essentially of: a mixture comprises or consisting essentially of 0.30 to 0.69 parts by mole Mg, 0.20 to 0.69 parts by mole Zn, 0.01 to 0.30 parts by mole of a third element selected from Al and Ga, and, either, when the third element is Al, 0.00 to 0.31 parts by mole of other elements selected from metals and metalloids, or, when the third element is Ga, 0.00 to 0.15 parts by mole of other elements selected from metals and metalloids, wherein the sum of all parts by mole of Mg, Zn, the third element, and the other elements amounts to 1.00, wherein the amount in parts by mole of the other elements is lower than the amount in parts by mole of Mg and is lower than the amount in parts by mole of Zn; oxygen; and less than 0.01 parts by mole of non-metallic and non-metalloid impurities.Type: ApplicationFiled: July 1, 2022Publication date: January 12, 2023Inventors: Michiel Jan van Setten, Hendrik F.W Dekkers, Karl Opsomer, Geoffrey Pourtois, Gouri Sankar Kar
-
Publication number: 20220209022Abstract: The disclosed technology generally relates to a method of processing a field effect transistor (FET) device, such as a metal-oxide-semiconductor field-effect transistor (MOSFET) or a thin-film-transistor (TFT). In one aspect, the method includes providing a substrate; forming a first oxide semiconductor layer and a second oxide semiconductor layer above the substrate; forming a source structure and a drain structure on the second oxide semiconductor layer; and forming a gate structure on the first oxide semiconductor layer. The first oxide semiconductor layer forms a channel between the source structure and the drain structure. The second oxide semiconductor layer forms a contact layer to the source structure and the drain structure.Type: ApplicationFiled: December 27, 2021Publication date: June 30, 2022Inventors: Nouredine Rassoul, Gabriele Luca Donadio, Gouri Sankar Kar
-
Publication number: 20220076383Abstract: The disclosure relates generally to image processing. For example, the invention relates to a method and a device for de-noising an electron microscope (EM) image. The method includes the act of selecting a patch of the EM image, wherein the patch comprises a plurality of pixels, wherein the following acts are performed on the patch: i) replacing the value of one pixel, for example of a center pixel, of the patch with the value of a different, for example randomly selected, pixel from the same EM image; ii) determining a de-noised value for the one pixel based on the values of the other pixels in the patch; and iii) replacing the value of the one pixel with the determined de-noised value.Type: ApplicationFiled: July 2, 2021Publication date: March 10, 2022Inventors: Bappaditya Dey, Sandip Halder, Gouri Sankar Kar, Victor M. Blanco, Senthil Srinivasan Shanmugam Vadakupudhu Palayam
-
Publication number: 20220020882Abstract: The disclosed technology generally relates to a structure for a field effect transistor (FET) device and a method of processing a FET device. In one aspect, the method can include providing a substrate, forming an oxygen passing layer on the substrate, and forming an oxygen blocking layer on the substrate. The oxygen blocking layer can be arranged next to the oxygen passing layer and can delimit the oxygen passing layer on two opposite sides. The method can also include forming an oxide semiconductor layer on the oxygen passing layer and the oxygen blocking layer, forming a gate structure on the oxide semiconductor layer in a region above the oxygen passing layer, and modifying a doping of the oxide semiconductor layer by introducing oxygen into the oxygen passing layer. At least a portion of the introduced oxygen can pass through the oxygen passing layer and into the oxide semiconductor layer.Type: ApplicationFiled: July 14, 2021Publication date: January 20, 2022Inventors: Nouredine Rassoul, Romain Delhougne, Attilio Belmonte, Gouri Sankar Kar
-
Patent number: 11227645Abstract: According to an example embodiment an MTJ unit is provided. The MTJ unit includes: a first MTJ comprising a first free layer, a first tunnel barrier layer and a first reference layer. The first MTJ is switchable between a parallel state and an anti-parallel state through spin-torque transfer (STT). The MTJ unit comprises a second MTJ arranged above the first MTJ and comprising, a second reference layer, a second tunnel barrier layer and a second free layer. The second MTJ is switchable between a parallel state and an anti-parallel state through STT. The MTJ unit comprises a pinning layer arranged between the first reference layer and the second reference layer and configured to fix a magnetization direction of the first reference layer and the second reference layer.Type: GrantFiled: December 6, 2019Date of Patent: January 18, 2022Assignee: IMEC VZWInventors: Sushil Sakhare, Manu Komalan Perumkunnil, Johan Swerts, Gouri Sankar Kar, Trong Huynh Bao
-
Publication number: 20210390997Abstract: A method of operating a voltage-controlled magnetic anisotropy (VCMA) magnetic tunnel junction (MTJ) device is disclosed. The MTJ device is switchable between a first resistance state and a second resistance state. A first threshold voltage for switching the MTJ device from the second resistance state to the first resistance state is lower than a second threshold voltage for switching the MTJ device from the first resistance state to the second resistance state. The method includes applying a first voltage pulse across the MTJ device with an amplitude having an absolute value equal to or greater than the first threshold voltage and lower than the second threshold voltage, thereby setting the MTJ device to the first resistance state regardless of whether the MTJ device initially is in the first or second resistance state.Type: ApplicationFiled: June 10, 2021Publication date: December 16, 2021Inventors: Woojin KIM, Yueh Chang WU, Stefan COSEMANS, Gouri Sankar KAR
-
Patent number: 11165013Abstract: The disclosed technology generally relates to magnetic devices and more particularly to magnetic tunnel junction (MTJ) devices in which switching can be mediated by spin-orbit torque, and further relates to a method of fabricating such devices. In an aspect, a magnetic tunnel junction (MTJ) device includes a spin-orbit torque (SOT) mediating layer, a hard-mask layer used to define a shape of the SOT layer, a magnetic tunnel junction arranged between the SOT layer and the hard-mask layer. The MTJ includes at least a free layer and a reference layer separated by a non-magnetic barrier layer. The device further includes at least two electrical accesses arranged to contact the SOT layer to pass a write current therethrough. To provide field-free switching of the free layer, the device further includes a ferromagnetic element as at least one of a ferromagnetic sublayer of the hard-mask and a material in the electrical accesses.Type: GrantFiled: December 19, 2019Date of Patent: November 2, 2021Assignee: IMEC vzwInventors: Kevin Garello, Gouri Sankar Kar
-
Patent number: 11075261Abstract: The disclosed technology relates to a structure for use in a metal-insulator-metal capacitor. In one aspect, the structure comprises a bottom electrode formed of a Ru layer. The Ru layer has a top surface characterized by a grazing incidence X-ray diffraction spectrum comprising a first intensity and a second intensity, the first intensity corresponding to a diffracting plane of Miller indices (0 0 2) being larger than the second intensity corresponding to a diffracting plane of Miller indices (1 0 1). The structure further comprises an interlayer on the top surface of the Ru layer, the interlayer being formed of an oxide of Sr and Ru having a cubic lattice structure, and a dielectric layer on the interlayer, the dielectric layer being formed of an oxide of Sr and Ti.Type: GrantFiled: November 7, 2019Date of Patent: July 27, 2021Assignee: IMEC vzwInventors: Mihaela Ioana Popovici, Ludovic Goux, Gouri Sankar Kar
-
Publication number: 20210210678Abstract: The present disclosure relates to magnetic devices. In particular, the disclosure relates to magnetic memory and logic devices that employ the voltage control of magnetic anisotropy (VCMA) effect for magnetization switching. The present disclosure provides a method for manufacturing a magnetic structure for such a magnetic device. The method comprising the following steps: providing a bottom electrode layer, forming a SrTiO3 (STO) stack on the bottom electrode layer by atomic layer deposition (ALD) of at least two different STO nanolaminates, forming a magnetic layer on the STO stack, and forming a perpendicular magnetic anisotropy (PMA) promoting layer on the magnetic layer, the PMA promoting layer being configured to promote PMA in the magnetic layer.Type: ApplicationFiled: December 14, 2020Publication date: July 8, 2021Inventors: Bart Vermeulen, Mihaela Ioana Popovici, Koen Martens, Gouri Sankar Kar
-
Method for manufacturing a magnetic tunnel junction device and device manufactured using such method
Patent number: 11004898Abstract: A magnetic tunnel junction memory device is disclosed. In one aspect, the memory device comprises a substrate, a first memory element, and a second memory element, wherein the first memory element and the second memory element are formed of a stack comprising at least a first layer and a second layer, the first layer being arranged between the substrate and the second layer. The memory device further comprises a first selector device arranged to contact the first memory element, and a second selector device arranged to contact the second memory element, wherein the first selector device and the second selector device are arranged in or above the second layer. The first memory element and the second memory element are interconnected via the first layer, and are separated from each other by a trench formed in the second layer.Type: GrantFiled: December 28, 2018Date of Patent: May 11, 2021Assignee: IMEC vzwInventors: Gouri Sankar Kar, Stefan Cosemans -
Patent number: 10825868Abstract: In one aspect, a method for manufacturing a three-dimensional (3D) semiconductor device is disclosed. It includes providing a vertical stack of alternating layers of a first layer type and a second layer type, and providing a first trench and a second trench adjacent the vertical stack. The first trench and the second trench can define a fin. The method further can include recessing the first layer type to form recesses extending into the fin, providing a first electrode in individual ones of the recesses, and providing a second electrode in the first trench and the second trench. The method further can include providing, for individual ones of the recesses, a lateral stack including a memory element, a middle electrode, and a selector element. The lateral stack can extend between the first electrode and the second electrode, thereby forming a memory device.Type: GrantFiled: December 27, 2018Date of Patent: November 3, 2020Assignee: IMEC vzwInventors: Romain Delhougne, Davide Francesco Crotti, Gouri Sankar Kar, Luca Di Piazza, Ludovic Goux
-
Patent number: 10749106Abstract: The disclosed technology generally relates to semiconductor devices and more particularly to semiconductor devices comprising a magnetic tunnel junction (MTJ). In an aspect, a method of forming a magnetoresistive random access memory (MRAM) includes forming a layer stack above a substrate, where the layer stack includes a ferromagnetic reference layer, a tunnel barrier layer and a ferromagnetic free layer and a spin-orbit-torque (SOT)-generating layer. The method additionally includes, subsequent to forming the layer stack, patterning the layer stack to form a MTJ pillar.Type: GrantFiled: November 1, 2017Date of Patent: August 18, 2020Assignee: IMEC vzwInventors: Hanns Christoph Adelmann, Gouri Sankar Kar, Johan Swerts, Sebastien Couet
-
Publication number: 20200203598Abstract: The disclosed technology generally relates to magnetic devices and more particularly to magnetic tunnel junction (MTJ) devices in which switching can be mediated by spin-orbit torque, and further relates to a method of fabricating such devices. In an aspect, a magnetic tunnel junction (MTJ) device includes a spin-orbit torque (SOT) mediating layer, a hard-mask layer used to define a shape of the SOT layer, a magnetic tunnel junction arranged between the SOT layer and the hard-mask layer. The MTJ includes at least a free layer and a reference layer separated by a non-magnetic barrier layer. The device further includes at least two electrical accesses arranged to contact the SOT layer to pass a write current therethrough. To provide field-free switching of the free layer, the device further includes a ferromagnetic element as at least one of a ferromagnetic sublayer of the hard-mask and a material in the electrical accesses. A method of fabricating such a device is also provided.Type: ApplicationFiled: December 19, 2019Publication date: June 25, 2020Inventors: Kevin Garello, Gouri Sankar Kar