Patents by Inventor Gregory F. Hammitt
Gregory F. Hammitt has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7793008Abstract: A system comprising a plurality of controller circuits, a plurality of line buffer circuits and an arbiter. The plurality of control circuits may each be configured to store data. The plurality of line buffer circuits may each be configured to transfer data between an accessed one of the controller circuits and one of a plurality of first busses. The arbiter circuit may be configured to control access to the controller circuits by the line buffer circuits.Type: GrantFiled: April 11, 2006Date of Patent: September 7, 2010Assignee: LSI CorporationInventors: Gregory F. Hammitt, John M. Nystuen, Steven M. Emerson
-
Patent number: 7330911Abstract: A method of operating a circuit, comprising the steps of (A) buffering a read signal received within a plurality of first transfers to the circuit, (B) transmitting the read signal in a second transfer from the circuit, (C) buffering a first write signal received in a third transfer to the circuit and (D) transmitting the first write signal within a plurality of fourth transfers from the circuit.Type: GrantFiled: January 9, 2006Date of Patent: February 12, 2008Assignee: LSI Logic CorporationInventors: Gregory F. Hammitt, Kevin J. Stuessy
-
Patent number: 7206891Abstract: A memory controller system is provided, which includes a plurality of system buses, a multi-port memory controller and a plurality of error correcting code (ECC) encoders. The memory controller has a plurality of system bus ports and a memory port. Each ECC encoder is coupled between a respective system bus and a respective system bus port of the memory controller.Type: GrantFiled: September 26, 2002Date of Patent: April 17, 2007Assignee: LSI Logic CorporationInventors: Steven M. Emerson, Gregory F. Hammitt
-
Patent number: 7114041Abstract: A circuit generally comprising a command buffer and a read buffer is disclosed. The command buffer may be configured to (i) buffer a plurality of read commands received by the circuit, wherein each read command has one of a plurality of port values and one of a plurality of identification values and (ii) transmit a tag signal from the circuit in response to servicing a particular read command of the read commands. The tag signal may have a particular port value of the port values and a particular identification value of the identification values as determined by the particular read command. The read buffer may be configured to transmit a read signal within a plurality of first transfers from the circuit in response to servicing the particular read command.Type: GrantFiled: December 20, 2002Date of Patent: September 26, 2006Assignee: LSI Logic CorporationInventors: Gregory F. Hammitt, John M. Nystuen, Steven M. Emerson
-
Patent number: 7099983Abstract: A communications module for a data communications system having a plurality of data processors comprises a plurality of ports, each coupled to a respective one of the data processors. An address table associates addresses of a memory space to addresses of the data processors. The memory space may include addressable FIFOs, SRAM memory and/or flag registers. In the case of FIFOs, a counter coupled to the FIFO supplies a flag or ready signal indicating the not-full or not-empty status of the respective FIFO, which is supplied to a master device that is writing data to the FIFO or that is reading data from the FIFO so that the writing master device will write only when the FIFO is not full and the reading master device will read only when the FIFO is not empty.Type: GrantFiled: November 25, 2002Date of Patent: August 29, 2006Assignee: LSI Logic CorporationInventors: Steven M. Emerson, Gregory F. Hammitt, Steven G. Kopacek
-
Patent number: 7062577Abstract: A circuit generally comprising a plurality of read input registers, a read output register, a write input register and a plurality of write output registers is generally disclosed. The read input registers may be configured to buffer a first read signal received within a plurality of first transfers. The read output register may be configured to transmit the first read signal in a second transfer. The write input register may be configured to buffer a first write signal received in a third transfer. The write output registers may be configured to transmit the first write signal within a plurality of fourth transfers.Type: GrantFiled: December 18, 2002Date of Patent: June 13, 2006Assignee: LSI Logic CorporationInventors: Gregory F. Hammitt, Kevin J. Stuessy
-
Patent number: 7007108Abstract: A method for resource notification is disclosed. The method generally comprises the steps of (A) buffering a plurality of messages received from a plurality of busses, (B) arbitrating among the messages, (C) writing the messages in response to the arbitration, and (D) generating a plurality of notification signals on a plurality of lines in response to the messages as written to a plurality of addresses.Type: GrantFiled: April 30, 2003Date of Patent: February 28, 2006Assignee: LSI Logic CorporationInventors: Steven M. Emerson, Gregory F. Hammitt, Steven G. Kopacek
-
Publication number: 20040221246Abstract: A method for resource notification is disclosed. The method generally comprises the steps of (A) buffering a plurality of messages received from a plurality of busses, (B) arbitrating among the messages, (C) writing the messages in response to the arbitration, and (D) generating a plurality of notification signals on a plurality of lines in response to the messages as written to a plurality of addresses.Type: ApplicationFiled: April 30, 2003Publication date: November 4, 2004Applicant: LSI LOGIC CORPORATIONInventors: Steven M. Emerson, Gregory F. Hammitt, Steven G. Kopacek
-
Patent number: 6799304Abstract: A circuit generally comprising an interface circuit and an arbitration circuit is disclosed. The interface circuit may be couplable between a peripheral device and a plurality of ports. The arbitration circuit may be coupled to the interface circuit. The arbitration circuit may be configured to (i) store a plurality of associations between a plurality of time slots and the ports, (ii) check the associations in a subset comprising at least two of the time slots in response to receiving an arbitration request from a first requesting port of the ports, and (iii) generate a grant for the first requesting port to communicate with the peripheral device in response to the first requesting port matching at least one of the associations in the subset.Type: GrantFiled: October 1, 2002Date of Patent: September 28, 2004Assignee: LSI Logic CorporationInventors: Gregory F. Hammitt, John M. Nystuen
-
Publication number: 20040123036Abstract: A circuit generally comprising a command buffer and a read buffer is disclosed. The command buffer may be configured to (i) buffer a plurality of read commands received by the circuit, wherein each read command has one of a plurality of port values and one of a plurality of identification values and (ii) transmit a tag signal from the circuit in response to servicing a particular read command of the read commands. The tag signal may have a particular port value of the port values and a particular identification value of the identification values as determined by the particular read command. The read buffer may be configured to transmit a read signal within a plurality of first transfers from the circuit in response to servicing the particular read command.Type: ApplicationFiled: December 20, 2002Publication date: June 24, 2004Applicant: LSI LOGIC CORPORATIONInventors: Gregory F. Hammitt, John M. Nystuen, Steven M. Emerson
-
Publication number: 20040122994Abstract: A circuit generally comprising a plurality of read input registers, a read output register, a write input register and a plurality of write output registers is generally disclosed. The read input registers may be configured to buffer a first read signal received within a plurality of first transfers. The read output register may be configured to transmit the first read signal in a second transfer. The write input register may be configured to buffer a first write signal received in a third transfer. The write output registers may be configured to transmit the first write signal within a plurality of fourth transfers.Type: ApplicationFiled: December 18, 2002Publication date: June 24, 2004Applicant: LSI LOGIC CORPORATIONInventors: Gregory F. Hammitt, Kevin J. Stuessy
-
Publication number: 20040103230Abstract: A communications module for a data communications system having a plurality of data processors comprises a plurality of ports, each coupled to a respective one of the data processors. An address table associates addresses of a memory space to addresses of the data processors. The memory space may include addressable FIFOs, SRAM memory and/or flag registers. In the case of FIFOs, a counter coupled to the FIFO supplies a flag or ready signal indicating the not-full or not-empty status of the respective FIFO, which is supplied to a master device that is writing data to the FIFO or that is reading data from the FIFO so that the writing master device will write only when the FIFO is not full and the reading master device will read only when the FIFO is not empty.Type: ApplicationFiled: November 25, 2002Publication date: May 27, 2004Inventors: Steven M. Emerson, Gregory F. Hammitt, Steven G. Kopacek
-
Publication number: 20040064646Abstract: A memory controller system is provided, which includes a plurality of system buses, a multi-port memory controller and a plurality of error correcting code (ECC) encoders. The memory controller has a plurality of system bus ports and a memory port. Each ECC encoder is coupled between a respective system bus and a respective system bus port of the memory controller.Type: ApplicationFiled: September 26, 2002Publication date: April 1, 2004Inventors: Steven M. Emerson, Gregory F. Hammitt
-
Publication number: 20040064615Abstract: A circuit generally comprising an interface circuit and an arbitration circuit is disclosed. The interface circuit may be couplable between a peripheral device and a plurality of ports. The arbitration circuit may be coupled to the interface circuit. The arbitration circuit may be configured to (i) store a plurality of associations between a plurality of time slots and the ports, (ii) check the associations in a subset comprising at least two of the time slots in response to receiving an arbitration request from a first requesting port of the ports, and (iii) generate a grant for the first requesting port to communicate with the peripheral device in response to the first requesting port matching at least one of the associations in the subset.Type: ApplicationFiled: October 1, 2002Publication date: April 1, 2004Applicant: LSI LOGIC CORPORATIONInventors: Gregory F. Hammitt, John M. Nystuen
-
Patent number: 6603706Abstract: A read data synchronization circuit for use in a Double Data Rate (DDR) memory system is provided. The read data synchronization circuit provides programmable timing signals for use in synchronizing read data.Type: GrantFiled: December 18, 2002Date of Patent: August 5, 2003Assignee: LSI Logic CorporationInventors: John M. Nystuen, Gregory F. Hammitt
-
Patent number: 5317700Abstract: A program history (P-history) listing of branch-type instruction addresses for pipelined data processing system that employs one or more pipelined processors is stored in a random access memory (RAM) which is also used to store other executive or task information. A set of three queue registers is used to respectively store, 1) the absolute "to" address to which a branch instruction will jump, 2) the relative "to" address, to which the branch instruction will jump, and 3) the relative "from" address, from which the branch instruction will jump. The queues allow the storage of the P-history in the RAM without interference with the use of the RAM by the other functions that access it and without interruption of the pipelined processor.Type: GrantFiled: May 1, 1992Date of Patent: May 31, 1994Assignee: Unisys CorporationInventors: Gregory F. Hammitt, Scott D. Koenigsman