Patents by Inventor Gregory Szczeszynski

Gregory Szczeszynski has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).

  • Publication number: 20240120835
    Abstract: An apparatus includes first and second pluralities of switches, a controller for controlling these switches, gate-drivers for driving switches from the first plurality of switches, and first and second terminals configured for coupling to corresponding first and second external circuits at corresponding first and second voltages. During operation, the controller causes the first plurality of switches to transition between states. These transitions result in the second voltage being maintained at a value that is a multiple of the first voltage. The controller also causes the second plurality of switches to transition between states. These transitions resulting in capacitors being coupled or decoupled from the second voltage. The gate drivers derive, from the capacitors, charge for causing a voltage that enables switches from the first plurality of switches to be driven.
    Type: Application
    Filed: December 19, 2023
    Publication date: April 11, 2024
    Applicant: pSemi Corporation
    Inventors: David GIULIANO, Gregory SZCZESZYNSKI, Raymond BARRETT, JR.
  • Patent number: 11955885
    Abstract: An apparatus for converting a first voltage into a second voltage includes a reconfigurable switched capacitor power converter having a selectable conversion gain. The power converter has switch elements configured to electrically interconnect capacitors to one another and/or to the first or second voltage in successive states. The switch elements are configured to interconnect at least some capacitors to one another through the switch elements. A controller causes the reconfigurable switched capacitor power converter to transition between first and second operation modes. The controller minimizes electrical transients arising from transition between modes. In the first operating mode, the power converter operates with a first conversion gain. In the second operating mode, it operates with a second conversion gain.
    Type: Grant
    Filed: October 25, 2022
    Date of Patent: April 9, 2024
    Assignee: pSemi Corporation
    Inventors: Aichen Low, David M. Giuliano, Gregory Szczeszynski, Jeff Summit, Oscar Blyde
  • Patent number: 11942859
    Abstract: A level shifter causes a switch to open or close by selecting one of two stored logical values to generate a gate-drive voltage to cause a transition in the switch.
    Type: Grant
    Filed: June 26, 2020
    Date of Patent: March 26, 2024
    Assignee: pSemi Corporation, LLC
    Inventor: Gregory Szczeszynski
  • Publication number: 20240097559
    Abstract: Disclosed embodiments may include a power converter system with fault handling. Embodiments may include first and second power converters each including an output terminal and a control terminal, the first and second power converters to regulate voltage or current at their respective output terminals based on a voltage at their respective control terminals, the output terminals coupled to each other, and the control terminals coupled to each other; wherein the first power converter comprises: a circuit to detect a fault condition associated with the first power converter and to generate a first fault signal at the control terminal of the first power converter after the detecting the fault condition associated with the first power converter; wherein the second power converter comprises: a circuit to change an operating mode of the second power converter after generating the first fault signal at the control terminal of the first power converter.
    Type: Application
    Filed: September 20, 2022
    Publication date: March 21, 2024
    Inventors: Tim Wen Hui YU, Gregory SZCZESZYNSKI
  • Patent number: 11936371
    Abstract: Circuits and methods that limit current through power FETs of power converter to reduce damaging current in-rush events, independent of switching frequency, device mismatches, and PVT variations. Embodiments utilize a closed-loop feedback circuit and/or a calibrated compensation circuit to regulate, substantially independent of frequency, the control voltage VGATE applied to a power FET gate. In a reduced gate-drive mode, connecting a feedback or compensation circuit to the gate of an LDO source-follower FET allows the gate voltage to be regulated to control the LDO output voltage to a final inverter coupled to the gate of a power FET so that VGATE is adjusted to provide a reduced gate-drive to the power FET; connecting to the output of the LDO allows the LDO output voltage to the final inverter to be directly regulated to adjust VGATE; connecting to the gate of the power FET allows VGATE to be directly set.
    Type: Grant
    Filed: October 4, 2022
    Date of Patent: March 19, 2024
    Assignee: pSemi Corporation
    Inventors: Satish Kumar Vangara, Antony Christopher Routledge, Gregory Szczeszynski, Xiaowu Sun
  • Patent number: 11936291
    Abstract: Circuits and methods that more effectively and efficiently solving the charge-balance problem for multi-level converter circuits by establishing a control method that selects an essentially optimal pattern or set of switch states that moves the fly capacitors towards a charge-balance state or maintains the current charge state every time a voltage level at an output node is selected regardless of what switch state or states were used in the past. Accordingly, multi-level converter circuit embodiments of the invention are free to select a different switch state or output voltage level every switching cycle without needing to keep track of any prior switch state or sequence of switch states. Additional benefits include improved transient performance made possible by the novel charge-balance method.
    Type: Grant
    Filed: December 23, 2021
    Date of Patent: March 19, 2024
    Assignee: pSemi Corporation
    Inventor: Gregory Szczeszynski
  • Patent number: 11929677
    Abstract: Circuits and methods for reducing lagging responses of a power converter to changes in circuit voltages or current, over-shoot/under-shoot when a target output voltage changes faster than the power converter's response, and open loop conditions. Embodiments include scanning a feedback voltage from a load powered by a voltage output by a power converter controlled by a PWM control signal; detecting an under-regulation condition; and, while the under-regulation condition is detected, increasing a clock signal rate to a counter outputting a count value usable to generate the PWM control signal. Embodiments include comparing a target output voltage to a signal representative of an output voltage of the power converter; indicating an under-shoot or over-shoot condition if the voltage difference exceeds a corresponding offset value; and limiting the range of values for an M-bit count value used to generate the PWM control signal to mitigate the under-shoot or over-shoot condition.
    Type: Grant
    Filed: February 22, 2023
    Date of Patent: March 12, 2024
    Assignee: pSemi Corporation
    Inventors: Brian Zanchi, Gregory Szczeszynski, Aichen Low, Chak Sang Ngai
  • Patent number: 11923765
    Abstract: Circuits and methods for protecting a multi-level power converter using no more than two high-voltage FET switches while allowing all or most other power switches to be low-voltage FET switches. Some embodiments provide protective high-voltage top and bottom FETs designed to saturate before the remaining low-power FET switches saturate. Other embodiments may use only low-power FETs for the power switches but provide protective circuits configured to be in an always-ON (conducting) state when in normal power conversion operation, and to quickly switch to an OFF (non-conducting) state in the event of transients or a fault condition. Optionally, one or more of the protective circuits may be used in a controlled manner to limit or block current flow during certain types of fault conditions and/or to limit in-rush current during startup of a power converter.
    Type: Grant
    Filed: December 23, 2021
    Date of Patent: March 5, 2024
    Assignee: pSemi Corporation
    Inventor: Gregory Szczeszynski
  • Patent number: 11921149
    Abstract: A switching network includes a switch, a driver for the switch, and a floating-regulator that powers the driver. The floating-regulator includes a shunt that is used only when testing the network. The shunt diverts biasing current so that it does not interfere with a measurement of an electrical property of a switch.
    Type: Grant
    Filed: January 24, 2022
    Date of Patent: March 5, 2024
    Assignee: pSemi Corporation
    Inventors: Gregory Szczeszynski, Brian Zanchi
  • Patent number: 11901816
    Abstract: A step-up power-converter has stack nodes, each of which connects to a stack switch and to a pump capacitor to form a switched-capacitor network. Among the stack nodes are first and second stack-nodes. The second stack-node drives a particular stack switch from the plurality of stack switches. When all of the stack switches are open, the first voltage causes the first stack-node to have a first stack-node voltage and causes the second stack-node to have a second stack-node voltage that is less than the first stack-node voltage. During the first state, the second stack-node voltage is insufficient to drive the particular stack-switch. During the second state, the second stack-node voltage is sufficient to drive the particular stack-switch. Causing the switched-capacitor network to transition from the first state to the second state includes, among other things, causing the second stack-node voltage to become sufficient to drive the particular stack-switch.
    Type: Grant
    Filed: February 10, 2020
    Date of Patent: February 13, 2024
    Assignee: pSemi Corporation
    Inventors: Aichen Low, Gregory Szczeszynski, Oscar Blyde
  • Patent number: 11901817
    Abstract: Transient or fault conditions for a switched capacitor power converter are detected by measuring one or more of internal voltages and/or currents associated with switching elements (e.g., transistors) or phase nodes, or voltages or currents at terminals of the converter, and based on these measurements detect that a condition has occurred when the measurements deviate from a predetermined range. Upon detection of the condition fault control circuitry alters operation of the converter, for example, by using a high voltage switch to electrically disconnect at least some of the switching elements from one or more terminals of the converter, or by altering timing characteristics of the phase signals.
    Type: Grant
    Filed: July 7, 2023
    Date of Patent: February 13, 2024
    Assignee: pSemi Corporation
    Inventors: Aichen Low, David M. Giuliano, Gregory Szczeszynski, Jeff Summit, Oscar Blyde
  • Patent number: 11901818
    Abstract: An apparatus includes first and second pluralities of switches, a controller for controlling these switches, gate-drivers for driving switches from the first plurality of switches, and first and second terminals configured for coupling to corresponding first and second external circuits at corresponding first and second voltages. During operation, the controller causes the first plurality of switches to transition between states. These transitions result in the second voltage being maintained at a value that is a multiple of the first voltage. The controller also causes the second plurality of switches to transition between states. These transitions resulting in capacitors being coupled or decoupled from the second voltage. The gate drivers derive, from the capacitors, charge for causing a voltage that enables switches from the first plurality of switches to be driven.
    Type: Grant
    Filed: October 16, 2023
    Date of Patent: February 13, 2024
    Assignee: pSemi Corporation
    Inventors: David Giuliano, Gregory Szczeszynski, Raymond Barrett, Jr.
  • Publication number: 20240039401
    Abstract: An apparatus includes first and second pluralities of switches, a controller for controlling these switches, gate-drivers for driving switches from the first plurality of switches, and first and second terminals configured for coupling to corresponding first and second external circuits at corresponding first and second voltages. During operation, the controller causes the first plurality of switches to transition between states. These transitions result in the second voltage being maintained at a value that is a multiple of the first voltage. The controller also causes the second plurality of switches to transition between states. These transitions resulting in capacitors being coupled or decoupled from the second voltage. The gate drivers derive, from the capacitors, charge for causing a voltage that enables switches from the first plurality of switches to be driven.
    Type: Application
    Filed: October 16, 2023
    Publication date: February 1, 2024
    Applicant: pSemi Corporation
    Inventors: David GIULIANO, Gregory SZCZESZYNSKI, Raymond BARRETT, JR.
  • Patent number: 11881782
    Abstract: Multi-level DC-to-DC converter circuits and methods that permit a full range of output voltages, including near and at zone boundaries. Embodiments alternate among adjacent or near-by zones, operating in a first zone for a selected time and then in a second zone for a selected time. Embodiments may include a parallel capacitor voltage balancing circuit that connects a capacitor to a source voltage to charge that capacitor, or couples two or more capacitors together to transfer charge, all under the control of real-time capacitor voltage measurements. Embodiments may include a lossless voltage balancing solution where out-of-order state transitions are allowed, thus increasing or decreasing the voltage across specific capacitors to prevent voltage overstress on the converter main switches. Restrictions may be placed on the overall sequence of state transitions to reduce or avoid transition state toggling, allowing each capacitor an opportunity to have its voltage steered as necessary for balancing.
    Type: Grant
    Filed: July 15, 2021
    Date of Patent: January 23, 2024
    Assignee: pSemi Corporation
    Inventors: Gary Chunshien Wu, David M. Giuliano, Gregory Szczeszynski
  • Publication number: 20240014736
    Abstract: An apparatus for providing electric power to a load includes a power converter that accepts electric power in a first form and provides electric power in a second form. The power converter comprises a control system, a first stage, and a second stage in series. The first stage accepts electric power in the first form. The control system controls operation of the first and second stage. The first stage is either a switching network or a regulating network. The second stage is a regulating circuit when the first stage is a switching network, and a switching network otherwise.
    Type: Application
    Filed: April 18, 2023
    Publication date: January 11, 2024
    Inventors: David GIULIANO, Gregory SZCZESZYNSKI
  • Publication number: 20240014735
    Abstract: Transient or fault conditions for a switched capacitor power converter are detected by measuring one or more of internal voltages and/or currents associated with switching elements (e.g., transistors) or phase nodes, or voltages or currents at terminals of the converter, and based on these measurements detect that a condition has occurred when the measurements deviate from a predetermined range. Upon detection of the condition fault control circuitry alters operation of the converter, for example, by using a high voltage switch to electrically disconnect at least some of the switching elements from one or more terminals of the converter, or by altering timing characteristics of the phase signals.
    Type: Application
    Filed: July 7, 2023
    Publication date: January 11, 2024
    Applicant: pSemi Corporation
    Inventors: Aichen LOW, David M. GIULIANO, Gregory SZCZESZYNSKI, Jeff SUMMIT, Oscar BLYDE
  • Publication number: 20230412078
    Abstract: Circuits and methods for adding a Current Mode signal into a Voltage Mode controller for fixed-frequency DC-to-DC power converters. A current-controlled voltage source (CCVS) generates a voltage proportional to the power converter output current, which voltage is combined with a comparison signal generated by comparing a target output voltage to the actual output voltage. The modified comparison signal generates a pulse-width modulation control signal that regulates the power converter output as a function of output voltage and some portion of output current. With the addition of an inductor current signal into the controller Voltage Mode feedback loop, the double pole predominant in constant conduction mode (CCM) mode can be smoothed over to improve stability, while discontinuous conduction mode (DCM) loop response is largely unchanged with or without the added Current Mode signal. Embodiments enable simplified compensation while covering a wider operating range.
    Type: Application
    Filed: June 12, 2023
    Publication date: December 21, 2023
    Inventors: Brian Zanchi, Tim Wen Hui Yu, Gregory Szczeszynski
  • Patent number: 11837954
    Abstract: An apparatus includes first and second pluralities of switches, a controller for controlling these switches, gate-drivers for driving switches from the first plurality of switches, and first and second terminals configured for coupling to corresponding first and second external circuits at corresponding first and second voltages. During operation, the controller causes the first plurality of switches to transition between states. These transitions result in the second voltage being maintained at a value that is a multiple of the first voltage. The controller also causes the second plurality of switches to transition between states. These transitions resulting in capacitors being coupled or decoupled from the second voltage. The gate drivers derive, from the capacitors, charge for causing a voltage that enables switches from the first plurality of switches to be driven.
    Type: Grant
    Filed: December 9, 2022
    Date of Patent: December 5, 2023
    Assignee: pSemi Corporation
    Inventors: David Giuliano, Gregory Szczeszynski, Raymond Barrett, Jr.
  • Publication number: 20230387796
    Abstract: Power converter circuits and methods that include self-timed bootstrap capacitor power sources. Added to a power converter having a diode stack for charging bootstrap capacitors are three types of supplemental circuit blocks: a trigger block, a trigger-bypass block, and a bypass block. In operation, adjacent supplemental circuit blocks work in pairs. The upper block of the pair functions, when triggered, to charge an associated bootstrap capacitor by connecting the top plate of its associated bootstrap capacitor to the top plate of the bootstrap capacitor associated with the lower block of the pair, essentially bypassing the diode associated with the upper block. In addition, the lower block of the pair functions to initiate (trigger) the bypass function of the upper block. The bypass function of the upper block automatically terminates when the connected bootstrap capacitors are disconnected and their respective voltages “fly” apart, or is controllably terminated.
    Type: Application
    Filed: May 24, 2022
    Publication date: November 30, 2023
    Inventors: Gary Chunshien Wu, Gregory Szczeszynski
  • Patent number: RE49767
    Abstract: In a power converter, each gate-driving circuit uses charge from a selected pump capacitor operate a corresponding switch. The switches transitions between different states, each of which corresponds to a particular interconnection of pump capacitors. During clocked operations, the first switch closes, thereby establishing a connection with the first pump capacitor. Prior to the first switch closing, the second switch closes.
    Type: Grant
    Filed: August 6, 2021
    Date of Patent: December 26, 2023
    Assignee: PSEMI CORPORATION
    Inventors: Gregory Szczeszynski, David M. Giuliano, Raymond Barrett, Jr.