Patents by Inventor Guangbing Chen
Guangbing Chen has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11942963Abstract: A follow-hold switch circuit comprising: a follower; a sampling sub-circuit for voltage sampling; a bootstrap-control sub-circuit, which provides a bootstrap voltage to the sampling sub-circuit when the circuit is in a following state; a sampling-switch-control sub-circuit, which provides a common-mode voltage to a bootstrap capacitor in the bootstrap-control sub-circuit when the circuit is in a holding state; the follower is connected to an output of the sampling sub-circuit; the sampling sub-circuit is connected to the bootstrap-control sub-circuit and the sampling-switch-control sub-circuit respectively through a sampling switch; the present disclosure can effectively improve the linearity of sampling switches.Type: GrantFiled: January 19, 2021Date of Patent: March 26, 2024Assignees: NO. 24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, Chongqing GigaChip Technology Co., Ltd.Inventors: Daiguo Xu, Dongbing Fu, Zhengping Zhang, Zhou Yu, Jian'an Wang, Can Zhu, Ruzhang Li, Guangbing Chen, Yuxin Wang, Xueliang Xu
-
Patent number: 11936378Abstract: An interface circuit and an electronic apparatus, including: a programmable current array (1), generating a first current and a second current transmitted to a common mode and differential mode generation circuit (2) according to an input code, and a third current and a fourth current transmitted to a driving bias generation circuit (3) according to the input code; the common mode and differential mode generation circuit (2), generating a common mode voltage according to the first current, and generating a high level voltage and a low level voltage according to the second current and the common mode voltage; a driving bias generation circuit (3), simulating a load according to the third and fourth currents, and generating a bias voltage based on the load and the low and high level voltages; an output driving circuit (4), converting an input signal into a differential signal in which the common mode voltage and a differential mode amplitude are configurable.Type: GrantFiled: January 6, 2021Date of Patent: March 19, 2024Assignees: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, Chongqing GigaChip Technology Co., Ltd.Inventors: Ting Li, Gangyi Hu, Ruzhang Li, Yong Zhang, Yabo Ni, Dongbing Fu, Jian'an Wang, Guangbing Chen
-
Publication number: 20240021662Abstract: The present disclosure provides a polysilicon resistor, a method for manufacturing the same, and a successive approximation register analog-to-digital converter.Type: ApplicationFiled: September 25, 2023Publication date: January 18, 2024Applicant: Chongqing GigaChip Technology Co., Ltd.Inventors: Rongbin HU, Can ZHU, Jianan WANG, Guangbing CHEN, Dongbing FU, Zhengping ZHANG, Zhou YU, Zhimei YANG, Min GONG
-
Publication number: 20230257583Abstract: A resin composition, and a resin film, a prepreg, a laminated board, a copper-clad board, and a printed circuit board which comprise same. The resin composition comprises a combination of thermosetting polyphenylene ether resin, vinyl organic silicon resin, and a fully hydrogenated elastomeric polymer; and based on 100 parts by weight of the sum of the addition amounts of the thermosetting polyphenylene ether resin, the vinyl organic silicon resin, and the fully hydrogenated elastomeric polymer, the addition amount of the fully hydrogenated elastomer polymer is 20-50 parts by weight. The copper-clad board prepared from the resin composition has the characteristics of low dielectric constant, low dielectric loss, excellent thermal-oxidative aging resistance, high glass transition temperature, high heat resistance, high peel strength, low water absorption rate, and the like, and can be applied to scenes such as automobile radars in worse use environments.Type: ApplicationFiled: March 19, 2021Publication date: August 17, 2023Inventors: Guangbing CHEN, Xianping ZENG
-
Patent number: 11728820Abstract: The present disclosure belongs to the technical field of analog or digital-analog hybrid integrated circuits, and relates to a high-speed SAR_ADC digital logic circuit, in particular to a high-speed digital logic circuit for SAR_ADC and a sampling adjustment method. The digital logic circuit includes a comparator, a logic control unit parallel to the comparator, and a capacitor array DAC. The comparator and the logic control unit are simultaneously triggered by a clock signal. The comparator outputs a valid comparison result Dp/Dn, the logic control unit outputs a corresponding rising edge signal, the rising edge signal is slightly later than Dp/Dn output by the comparator through setting a delay match, Dp/Dn is captured by the corresponding rising edge signal, thereby settling a capacitor array. The present disclosure eliminates the disadvantage of the improper settling of the capacitor array of the traditional parallel digital logic.Type: GrantFiled: January 7, 2020Date of Patent: August 15, 2023Assignees: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, Chongqing GigaChip Technology Co., Ltd.Inventors: Daiguo Xu, Hequan Jiang, Xueliang Xu, Jian'an Wang, Guangbing Chen, Dongbing Fu, Yuxin Wang, Xiaoquan Yu, Shiliu Xu, Tao Liu
-
Publication number: 20230216502Abstract: An interface circuit and an electronic apparatus, including: a programmable current array (1), generating a first current and a second current transmitted to a common mode and differential mode generation circuit (2) according to an input code, and a third current and a fourth current transmitted to a driving bias generation circuit (3) according to the input code; the common mode and differential mode generation circuit (2), generating a common mode voltage according to the first current, and generating a high level voltage and a low level voltage according to the second current and the common mode voltage; a driving bias generation circuit (3), simulating a load according to the third and fourth currents, and generating a bias voltage based on the load and the low and high level voltages; an output driving circuit (4), converting an input signal into a differential signal in which the common mode voltage and a differential mode amplitude are configurable.Type: ApplicationFiled: January 6, 2021Publication date: July 6, 2023Applicants: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, Chongqing GigaChip Technology Co., Ltd.Inventors: Ting LI, Gangyi HU, Ruzhang LI, Yong ZHANG, Yabo NI, Dongbing FU, Jian'an WANG, Guangbing CHEN
-
Publication number: 20230198475Abstract: A differential-follower control circuit has been provided, comprising: a follower; an output-voltage following module, which controls a voltage at a control terminal of the follower to vary with an output voltage; a substrate-voltage following module, which controls a substrate voltage of an output transistor of the follower to vary with an input voltage; an output terminal of the follower is connected to a first terminal of the output-voltage following module; a second terminal of the output-voltage following module is connected to the control terminal of the follower; a first terminal of the substrate-voltage following module is connected to an input terminal of the follower and a second terminal of the substrate-voltage following module is connected to a substrate of the output transistor; the invention effectively improves the overall linearity of the follower.Type: ApplicationFiled: January 19, 2021Publication date: June 22, 2023Applicants: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, Chongqing GigaChip Technology Co., Ltd.Inventors: Daiguo XU, Dongbing FU, Zhengping ZHANG, Zhou YU, Jian'an WANG, Can ZHU, Ruzhang LI, Guangbing CHEN, Yuxin WANG, Xueliang XU
-
Publication number: 20230198537Abstract: A follow-hold switch circuit comprising: a follower; a sampling sub-circuit for voltage sampling; a bootstrap-control sub-circuit, which provides a bootstrap voltage to the sampling sub-circuit when the circuit is in a following state; a sampling-switch-control sub-circuit, which provides a common-mode voltage to a bootstrap capacitor in the bootstrap-control sub-circuit when the circuit is in a holding state; the follower is connected to an output of the sampling sub-circuit; the sampling sub-circuit is connected to the bootstrap-control sub-circuit and the sampling-switch-control sub-circuit respectively through a sampling switch; the present disclosure can effectively improve the linearity of sampling switches.Type: ApplicationFiled: January 19, 2021Publication date: June 22, 2023Applicants: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, Chongqing GigaChip Technology Co., Ltd.Inventors: Daiguo XU, Dongbing FU, Zhengping ZHANG, Zhou YU, Jian'an WANG, Can ZHU, Ruzhang LI, Guangbing CHEN, Yuxin WANG, Xueliang XU
-
Patent number: 11664794Abstract: The present disclosure provides a substrate-enhanced comparator and electronic device, the comparator including: a cross-coupled latch, for connecting input signals to the gate of a cross-coupled MOS transistor to form a first input of the latch; output buffers, connected to the cross-coupled latch for amplifying output signals of the latch; AC couplers, connected to the output buffers for receiving and amplifying the output signals of the latch, coupling the output signals to substrates of the cross-coupled MOS transistors to form second inputs of the latch. The cross-coupled latch is also for output signal regenerative latching based on input signals sampled at the first inputs and input signals sampled at the second inputs. The present disclosure introduces additional substrate inputs to the cross-coupled structure of the conventional latch as the second inputs of the latch.Type: GrantFiled: January 7, 2020Date of Patent: May 30, 2023Assignees: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, Chongqing GigaChip Technology Co., Ltd.Inventors: Ting Li, Zhengbo Huang, Yong Zhang, Yabo Ni, Jian'an Wang, Guangbing Chen, Dongbing Fu, Zicheng Xu
-
Patent number: 11595052Abstract: A pipelined analog-to-digital converter and an output calibration method for the same. The pipelined analog-to-digital converter introduces an error calibration mechanism on the basis of traditional pipelined analog-to-digital converters through a control module, an equivalent gain error extraction module, an error storage module and a coding reconstruction module to compensate for gain errors and setup errors caused by operational amplifiers in a pipelined conversion module, so that the analog-to-digital conversion accuracy is improved, and requirements for the gain and bandwidth of the operational amplifier are relaxed, which can effectively reduce the power consumption of the analog-to-digital converter and the complexity of the corresponding analog circuit; a curve fitting method is adopted to obtain an ideal output sequence and then calculate errors; meanwhile, extraction and calibration of equivalent gain errors are all done in digital ways, and therefore accuracy thereof is high.Type: GrantFiled: July 26, 2019Date of Patent: February 28, 2023Assignee: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATIONInventors: Ting Li, Gangyi Hu, Ruzhang Li, Yong Zhang, Dongbing Fu, Zhengbo Huang, Yabo Ni, Jian'an Wang, Guangbing Chen
-
Patent number: 11558064Abstract: SAR ADC and sampling method based on single-channel TIS. The SAR ADC comprises: a capacitor array comprising a weight capacitor and a compensation capacitor, a first switch array, a second switch array, a channel switch group and a sampling switch; when in a sampling state: a lower plate of the weight capacitor is connected to an input voltage by means of the first switch array, and an upper plate of the capacitor array is connected to a common mode voltage by the sampling switch and the channel switch group; when in a successive approximation state: the lower plate of the weight capacitor is connected to a reference voltage by the second switch array. Input signals are sampled by using a unified to sampling switch, which solves the problem in the traditional technology that sampling moments are mismatched due to different sampling signals in each time-interleaved channel.Type: GrantFiled: January 7, 2020Date of Patent: January 17, 2023Assignees: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, CHONGQING GIGACHIP TECHNOLOGY CO. LTD.Inventors: Daiguo Xu, Hequan Jiang, Ruzhang Li, Jianan Wang, Guangbing Chen, Yuxin Wang, Dongbing Fu, Liang Li, Yan Wang
-
Patent number: 11502657Abstract: A clock driver circuit, including: an input stage, a double-ended to single-ended conversion stage and a driver output stage connected in sequence. The input stage includes two mutually loaded differential amplifiers and a common mode negative feedback loop. The differential amplifiers are connected to a differential clock signal for amplification to generate a common mode voltage. The common mode feedback circuit is connected to an output end of the differential amplifiers to stabilize the output amplitude of the common mode voltage. The double-ended to single-ended conversion stage converts a differential sine clock signal output by the double-ended common mode voltage into a single-ended square wave clock signal. The driver output stage includes a multi-stage cascaded push-pull phase inverter to improve the drive capability of the square wave clock signal.Type: GrantFiled: July 25, 2018Date of Patent: November 15, 2022Assignee: NO. 24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATIONInventors: Xiaofeng Shen, Xingfa Huang, Liang Li, Xi Chen, Mingyuan Xu, Jian'an Wang, Dongbing Fu, Guangbing Chen
-
Patent number: 11476803Abstract: The present disclosure provides an oscillating circuit and an electronic device; the oscillating circuit includes a capacitor charging and discharging circuit unit, a voltage comparison circuit unit and a threshold voltage generation circuit unit; the oscillating circuit uses the capacitor charging and discharging and the hysteresis effect of the capacitor charging and discharging circuit unit to achieve oscillation based on the negative feedback regulation constituted by the voltage comparison circuit unit and the threshold voltage generation circuit unit, which is different from the traditional oscillating circuit based on capacitance and inductance; the oscillating circuit does not adopts inductors, has relatively low power consumption, and outputs oscillation signals with frequencies that vary with currents, and when the oscillating circuit is used to provide clock signals for the sensor, it can be integrated with a sensor signal processing circuit to realize the miniaturization and integration of the senType: GrantFiled: January 7, 2020Date of Patent: October 18, 2022Assignees: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, CHONGQING GIGACHIP TECHNOLOGY CO. LTD.Inventors: Rongbin Hu, Ziqiang Yi, Gang Zhou, Dong Tang, Ning Tang, Daiguo Xu, Jianan Wang, Guangbing Chen, Dongbing Fu
-
Publication number: 20220321136Abstract: A pipelined analog-to-digital converter and an output calibration method for the same. The pipelined analog-to-digital converter introduces an error calibration mechanism on the basis of traditional pipelined analog-to-digital converters through a control module, an equivalent gain error extraction module, an error storage module and a coding reconstruction module to compensate for gain errors and setup errors caused by operational amplifiers in a pipelined conversion module, so that the analog-to-digital conversion accuracy is improved, and requirements for the gain and bandwidth of the operational amplifier are relaxed, which can effectively reduce the power consumption of the analog-to-digital converter and the complexity of the corresponding analog circuit; a curve fitting method is adopted to obtain an ideal output sequence and then calculate errors; meanwhile, extraction and calibration of equivalent gain errors are all done in digital ways, and therefore accuracy thereof is high.Type: ApplicationFiled: July 26, 2019Publication date: October 6, 2022Applicant: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATIONInventors: Ting LI, Gangyi HU, Ruzhang LI, Yong ZHANG, Dongbing FU, Zhengbo HUANG, Yabo NI, Jian'an WANG, Guangbing CHEN
-
Publication number: 20220247354Abstract: The present disclosure provides an oscillating circuit and an electronic device; the oscillating circuit includes a capacitor charging and discharging circuit unit, a voltage comparison circuit unit and a threshold voltage generation circuit unit; the oscillating circuit uses the capacitor charging and discharging and the hysteresis effect of the capacitor charging and discharging circuit unit to achieve oscillation based on the negative feedback regulation constituted by the voltage comparison circuit unit and the threshold voltage generation circuit unit, which is different from the traditional oscillating circuit based on capacitance and inductance; the oscillating circuit does not adopts inductors, has relatively low power consumption, and outputs oscillation signals with frequencies that vary with currents.Type: ApplicationFiled: January 7, 2020Publication date: August 4, 2022Applicants: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, CHONGQING GIGACHIP TECHNOLOGY CO. LTD.Inventors: RONGBIN HU, ZIQIANG YI, GANG ZHOU, DONG TANG, NING TANG, DAIGUO XU, JIANAN WANG, GUANGBING CHEN, DONGBING FU
-
Publication number: 20220247423Abstract: SAR ADC and sampling method based on single-channel TIS. The SAR ADC comprises: a capacitor array comprising a weight capacitor and a compensation capacitor, a first switch array, a second switch array, a channel switch group and a sampling switch; when in a sampling state: a lower plate of the weight capacitor is connected to an input voltage by means of the first switch array, and an upper plate of the capacitor array is connected to a common mode voltage by the sampling switch and the channel switch group; when in a successive approximation state: the lower plate of the weight capacitor is connected to a reference voltage by the second switch array. Input signals are sampled by using a unified to sampling switch, which solves the problem in the traditional technology that sampling moments are mismatched due to different sampling signals in each time-interleaved channel.Type: ApplicationFiled: January 7, 2020Publication date: August 4, 2022Applicants: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATION, CHONGQING GIGACHIP TECHNOLOGY CO. LTD.Inventors: DAIGUO XU, HEQUAN JIANG, RUZHANG LI, JIANAN WANG, GUANGBING CHEN, YUXIN WANG, DONGBING FU, LIANG LI, YAN WANG
-
Patent number: 11404371Abstract: The present disclosure provides a one-time programmable capacitive fuse bit, including an upper plate, the upper plate includes a plurality of fuses arranged side by side and spaced by an internal from each other, middle portions of two adjacent fuses are connected to each other; a connecting portion connected to the fuse is disposed above two ends and the middle portion of each of the plurality of fuses; the fuse bit further includes a lower plate corresponding to the two ends and the middle portion of the fuse, the lower plate is disposed below the fuse; the lower plate corresponding to the middle portion of the fuse is opposite to the connecting portion corresponding to the middle portion of the fuse; a hollow portion is disposed between the lower plate corresponding to the middle portion of the fuse and the lower plate corresponding to both ends of the fuse.Type: GrantFiled: July 18, 2018Date of Patent: August 2, 2022Assignee: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATIONInventors: Mingyuan Xu, Shuiqin Yao, Liang Li, Xiaofeng Shen, Hongrui Yang, Jian'an Wang, Dongbing Fu, Guangbing Chen, Xingfa Huang, Xi Chen
-
Publication number: 20220228928Abstract: A digital temperature sensor circuit is disclosed. The digital temperature sensor circuit includes a proportional to the absolute temperature (PTAT) current source, generating a PTAT current proportional to absolute temperature; a sigma-delta modulation module, including an integrator, an analog-to-digital conversion unit, and a feedback digital-to-analog conversion unit; the integrator converts the PTAT current into temperature voltage; the analog-to-digital conversion unit compares the temperature voltage with a band gap reference voltage to generate a digital modulation signal with a duty ratio proportional to the temperature; the feedback digital-to-analog conversion unit adjusts the voltage input by the analog-to-digital conversion unit and controls the charging and discharging speed of the integrator; a digital filter, quantizing the digital modulation signal into a digital signal, and outputting the digital signal.Type: ApplicationFiled: September 11, 2017Publication date: July 21, 2022Applicant: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATIONInventors: Rongbin HU, Jian'an WANG, Dongbing FU, Guangbing CHEN, Zhengping ZHANG, Hequan JIANG, Gangyi HU
-
Patent number: 11390735Abstract: A thermosetting resin composition and a prepreg and a metal foil-covered laminate made using same, the thermosetting resin composition comprising component (A): a solvent-soluble polyfunctional vinyl aromatic copolymer, the copolymer being a poly-functional vinyl aromatic copolymer having a stoctoal unit derived from monomers comprising divinyl aromatic compound (a) and ethyl vinyl aromatic compound (b); and component (B): a vinyl-containing organic silicone resin. The prepreg and metal foil-covered laminate made from the thermosetting resin composition have good toughness, and maintain a high glass transition temperature, a low water absorption, dielectric properties and humidity resistance, being suitable for the field of high-frequency and high-speed printed circuit boards and the processing of multilayer printed circuit boards.Type: GrantFiled: October 19, 2017Date of Patent: July 19, 2022Assignee: Shengyi Technology Co., Ltd.Inventors: Chiji Guan, Xianping Zeng, Guangbing Chen, Haosheng Xu
-
Patent number: 11394389Abstract: The present disclosure provides a buffer circuit and a buffer. The buffer circuit includes: an input follower circuit for following the voltage change of the first input signal; an input follower linearity boosting circuit for improving follower linearity of the input follower circuit; a first voltage bootstrap circuit for bootstrapping the voltage of the first input signal; a second voltage bootstrap circuit for bootstrapping the voltage of the second input signal; a third voltage bootstrap circuit for providing corresponding quiescent operation point voltage; a compensation follower circuit for following the compensation voltage; a compensation follower linearity boosting circuit for improving follower linearity of the compensation follower circuit; a first load for collecting the buffered voltage; a bias circuit for providing a bias current for the buffer; a bias linearity boosting circuit for improving linearity of the bias circuit; a second load for generating a nonlinear compensation current.Type: GrantFiled: December 13, 2018Date of Patent: July 19, 2022Assignee: NO.24 RESEARCH INSTITUTE OF CHINA ELECTRONICS TECHNOLOGY GROUP CORPORATIONInventors: Ting Li, Gangyi Hu, Ruzhang Li, Yong Zhang, Zhengbo Huang, Yabo Ni, Xingfa Huang, Jian'an Wang, Guangbing Chen, Dongbing Fu, Jun Yuan, Zicheng Xu