Patents by Inventor Gulzar A. Kathawala
Gulzar A. Kathawala has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10338841Abstract: Embodiments of the present disclosure generally relate to SSD management of non-volatile memory blocks for writing multiple data streams. The SSD may include a non-volatile memory organized into a number of superblocks. Each superblock includes a number of streamblocks. In one embodiment, a method of operating the SSD includes receiving a data stream, identifying an open superblock, identifying an available streamblock from the open superblock, and assigning the data stream to the available streamblock from the open streamblock. In another embodiment, a method of operating the SSD includes receiving a first data stream and a second data stream, writing the first data stream to the first streamblock and writing the second data stream to the second streamblock, and calculating a combined XOR parity information for the first streamblock and the second streamblock.Type: GrantFiled: June 27, 2017Date of Patent: July 2, 2019Assignee: WESTERN DIGITAL TECHNOLOGIES, INC.Inventors: Gulzar A. Kathawala, Liam Parker, Kroum Stoev
-
Publication number: 20180373431Abstract: Embodiments of the present disclosure generally relate to SSD management of non-volatile memory blocks for writing multiple data streams. The SSD may include a non-volatile memory organized into a number of superblocks. Each superblock includes a number of streamblocks. In one embodiment, a method of operating the SSD includes receiving a data stream, identifying an open superblock, identifying an available streamblock from the open superblock, and assigning the data stream to the available streamblock from the open streamblock. In another embodiment, a method of operating the SSD includes receiving a first data stream and a second data stream, writing the first data stream to the first streamblock and writing the second data stream to the second streamblock, and calculating a combined XOR parity information for the first streamblock and the second streamblock.Type: ApplicationFiled: June 27, 2017Publication date: December 27, 2018Inventors: Gulzar A. KATHAWALA, Liam PARKER, Kroum STOEV
-
Patent number: 10108470Abstract: Apparatuses, systems, methods, and computer program products are disclosed for parity storage management. A system includes a plurality of storage elements. A system includes a controller that selects a parity storage element from a plurality of storage elements. A parity storage element has an error rate higher than other elements of a plurality of storage elements, and the parity storage element stores parity data for the plurality of storage elements.Type: GrantFiled: December 28, 2015Date of Patent: October 23, 2018Assignee: SanDisk Technologies LLCInventors: Gulzar A. Kathawala, Shuenghee Park, Jingfeng Yuan, Mark Dancho
-
Patent number: 10032488Abstract: A system and method is disclosed for managing data in a non-volatile memory. The system may include a non-volatile memory having multiple non-volatile memory sub-drives, including a staging sub-drive to receive all data from a host and a plurality of other sub-drives each associated with a respective data temperature range. A controller of the memory system is configured to route all incoming host data only to the staging sub-drive and during garbage collection each individual piece of valid data from a selected source block in a selected source sub-drive is routed to a respective one of the sub-drives. The method may include only routing host data to the staging sub-drive and only relocating valid data to sub-drives other than the staging sub-drive based on a determined temperature of valid data and a unique temperature range associated with sub-drives other than the staging sub-drive in the non-volatile memory system.Type: GrantFiled: December 29, 2016Date of Patent: July 24, 2018Assignee: SanDisk Technologies LLCInventors: Gulzar A. Kathawala, Sergey Anatolievich Gorobets, Kroum S. Stoev, Jack Edward Frayer, Liam Michael Parker
-
Publication number: 20180190329Abstract: A system and method is disclosed for managing data in a non-volatile memory. The system may include a non-volatile memory having multiple non-volatile memory sub-drives, including a staging sub-drive to receive all data from a host and a plurality of other sub-drives each associated with a respective data temperature range. A controller of the memory system is configured to route all incoming host data only to the staging sub-drive and during garbage collection each individual piece of valid data from a selected source block in a selected source sub-drive is routed to a respective one of the sub-drives. The method may include only routing host data to the staging sub-drive and only relocating valid data to sub-drives other than the staging sub-drive based on a determined temperature of valid data and a unique temperature range associated with sub-drives other than the staging sub-drive in the non-volatile memory system.Type: ApplicationFiled: December 29, 2016Publication date: July 5, 2018Applicant: SanDisk Technologies LLCInventors: Gulzar A. Kathawala, Sergey Anatolievich Gorobets, Kroum S. Stoev, Jack Edward Frayer, Liam Michael Parker
-
Patent number: 10014056Abstract: Apparatuses, systems, methods, and computer program products are disclosed for changing storage parameters. An integrated circuit (IC) memory element receives a command to change a value of a parameter associated with the IC memory element. A parameter includes a setting for one or more storage operations of an IC memory element. An IC memory element receives one or more data sets with a command. A data set includes an identifier associated with a parameter to be changed and a new value for the parameter. Each of one or more data sets is received at a same data rate as a command. An IC memory element writes, for each of one or more data sets, a new value for a parameter to a storage location associated with the parameter.Type: GrantFiled: May 18, 2017Date of Patent: July 3, 2018Assignee: SANDISK TECHNOLOGIES LLCInventors: Aaron Lee, Yi-Chieh Chen, Anne Koh, Gulzar Kathawala, Mrinal Kochar
-
Publication number: 20170185472Abstract: Apparatuses, systems, methods, and computer program products are disclosed for parity storage management. A system includes a plurality of storage elements. A system includes a controller that selects a parity storage element from a plurality of storage elements. A parity storage element has an error rate higher than other elements of a plurality of storage elements, and the parity storage element stores parity data for the plurality of storage elements.Type: ApplicationFiled: December 28, 2015Publication date: June 29, 2017Applicant: SanDisk Technologies, Inc.Inventors: Gulzar A. Kathawala, Shuenghee Park, Jingfeng Yuan, Mark Dancho
-
Patent number: 9153596Abstract: Semiconductor devices having reduced parasitic current and methods of malting the semiconductor devices are provided. Further provided are memory devices having reduced adjacent wordline disturb. The memory devices contain wordlines formed over a semiconductor substrate, wherein at least one wordline space is formed between the wordlines. Adjacent wordline disturb is reduced by implanting one or more of indium, boron, and a combination of boron and indium in the surface of the at least one wordline space.Type: GrantFiled: February 23, 2009Date of Patent: October 6, 2015Assignee: Cypress Semiconductor CorporationInventors: Gulzar A. Kathawala, Zhizheng Liu, Kuo Tung Chang, Lei Xue
-
Patent number: 9142311Abstract: Selecting an array from among a plurality of arrays in a memory as a reference array. An exemplary method includes evaluating memory cells within the reference array to select a first reference cell associated with a first operation of the memory, and repeating the evaluating and the selecting to select a second reference cell from within the reference array, the second reference cell being associated with a second operation of the memory.Type: GrantFiled: June 13, 2013Date of Patent: September 22, 2015Assignee: CYPRESS SEMICONDUCTOR CORPORATIONInventors: Zhizheng Liu, Cindy Sun, He Yi, Gulzar Kathawala
-
Patent number: 9111985Abstract: A shallow bipolar junction transistor comprising a high voltage n+ well implanted into a semiconductor substrate. The shallow bipolar junction transistor further comprises a bit line n+ implant (BNI) above the high voltage n+ well and an oxide nitride (ONO) layer above the high voltage n+ well. A portion of the ONO layer isolates the BNI from a shallow trench isolation (STI) region.Type: GrantFiled: January 11, 2007Date of Patent: August 18, 2015Assignee: Cypress Semiconductor CorporationInventors: Alok Nandini Roy, Gulzar Kathawala, Zubin Patel, Hidehiko Shiraiwa
-
Publication number: 20150103601Abstract: Disclosed herein are system, method and computer program product embodiments for utilizing soft programming a nonvolatile memory. An embodiment operates by sequentially applying a single soft programming voltage pulse to all memory cells along each word line in the nonvolatile memory that fail soft programming verification in a first phase. This sequential application of the single soft programming voltage pulse in the first phase may repeat a predetermined number of times or until a threshold is met. Once the predetermined number of times completes, or the threshold is met, soft programming proceeds to a second phase where soft programming remains with each word line until all memory cells along the word line passes soft programming verification.Type: ApplicationFiled: October 10, 2013Publication date: April 16, 2015Applicant: Spansion LLCInventors: Gulzar A. KATHAWALA, Mark W. RANDOLPH, Yi HE, Zhizheng LIU, Tio Wei NEO, Cindy SUN, Shivananda SHETTY, Phuog BANH, Richard FASTOW, Loi LA, Harry Hao KUO
-
Patent number: 8995198Abstract: Disclosed herein are system, method and computer program product embodiments for utilizing soft programming a nonvolatile memory. An embodiment operates by sequentially applying a single soft programming voltage pulse to all memory cells along each word line in the nonvolatile memory that fail soft programming verification in a first phase. This sequential application of the single soft programming voltage pulse in the first phase may repeat a predetermined number of times or until a threshold is met. Once the predetermined number of times completes, or the threshold is met, soft programming proceeds to a second phase where soft programming remains with each word line until all memory cells along the word line passes soft programming verification.Type: GrantFiled: October 10, 2013Date of Patent: March 31, 2015Assignee: Spansion LLCInventors: Gulzar A. Kathawala, Mark W. Randolph, Yi He, Zhizheng Liu, Tio Wei Neo, Cindy Sun, Shivananda Shetty, Phuong Banh, Richard Fastow, Loi La, Harry Hao Kuo
-
Publication number: 20140369141Abstract: Selecting an array from among a plurality of arrays in a memory as a reference array. An exemplary method includes evaluating memory cells within the reference array to select a first reference cell associated with a first operation of the memory, and repeating the evaluating and the selecting to select a second reference cell from within the reference array, the second reference cell being associated with a second operation of the memory.Type: ApplicationFiled: June 13, 2013Publication date: December 18, 2014Inventors: Zhizheng Liu, Cindy Sun, He Yi, Gulzar Kathawala
-
Patent number: 7995386Abstract: Systems, methods, and devices that facilitate applying a predefined negative gate voltage to wordlines adjacent to a selected wordline associated with a memory cell selected during a read or verify operation to facilitate reducing adjacent wordline disturb are presented. A memory component can comprise an optimized operation component that can apply a predefined negative gate voltage to wordlines adjacent to a selected wordline associated with a memory cell selected for a read or verify operation, based at least in part on predefined operation criteria, to facilitate reducing adjacent wordline disturb in the selected memory cell to facilitate reducing a shift in the voltage threshold and maintain a desired operation window. The optimized operation component optionally can include an evaluator component that can facilitate determining whether a negative gate voltage applied to adjacent wordlines is to be adjusted to facilitate reducing adjacent wordline disturb below a predetermined threshold amount.Type: GrantFiled: November 21, 2008Date of Patent: August 9, 2011Assignee: Spansion LLCInventors: Yuji Mizuguchi, Mark W. Randolph, Darlene Gay Hamilton, Yi He, Zhizheng Liu, Yanxia (Emma) Lin, Xianmin Yi, Gulzar Kathawala, Amol Ramesh Joshi, Kuo-Tung Chang, Edward Franklin Runnion, Sung-Chul Lee, Sung-Yong Chung, Yanxiang Liu, Yu Sun
-
Publication number: 20100213535Abstract: Semiconductor devices having reduced parasitic current and methods of malting the semiconductor devices are provided. Further provided are memory devices having reduced adjacent wordline disturb. The memory devices contain wordlines formed over a semiconductor substrate, wherein at least one wordline space is formed between the wordlines. Adjacent wordline disturb is reduced by implanting one or more of indium, boron, and a combination of boron and indium in the surface of the at least one wordline space.Type: ApplicationFiled: February 23, 2009Publication date: August 26, 2010Applicant: SPANSION LLCInventors: Gulzar A. Kathawala, Zhizheng Liu, Kuo Tung Chang, Lei Xue
-
Publication number: 20100128521Abstract: Systems, methods, and devices that facilitate applying a predefined negative gate voltage to wordlines adjacent to a selected wordline associated with a memory cell selected during a read or verify operation to facilitate reducing adjacent wordline disturb are presented. A memory component can comprise an optimized operation component that can apply a predefined negative gate voltage to wordlines adjacent to a selected wordline associated with a memory cell selected for a read or verify operation, based at least in part on predefined operation criteria, to facilitate reducing adjacent wordline disturb in the selected memory cell to facilitate reducing a shift in the voltage threshold and maintain a desired operation window. The optimized operation component optionally can include an evaluator component that can facilitate determining whether a negative gate voltage applied to adjacent wordlines is to be adjusted to facilitate reducing adjacent wordline disturb below a predetermined threshold amount.Type: ApplicationFiled: November 21, 2008Publication date: May 27, 2010Applicant: SPANSION LLCInventors: Yuji Mizuguchi, Mark W. Randolph, Darlene Gay Hamilton, Yi He, Zhizheng Liu, Yanxia (Emma) Lin, Xianmin Yi, Gulzar Kathawala, Amol Ramesh Joshi, Kuo-Tung Chang, Edward Franklin Runnion, Sung-Chul Lee, Sung-Yong Chung, Yanxiang Liu, Yu Sun
-
Patent number: 7626869Abstract: Erasing wordlines at the same time can cause undesirable results because some wordlines are affected by electromagnetic waves of other wordlines. However, other wordlines are not affected because they are next to contacts. Therefore, it can be beneficial to erase wordlines in a multi-phase sequence that allows for erasing wordlines without an impact from other wordlines.Type: GrantFiled: May 7, 2007Date of Patent: December 1, 2009Assignee: Spansion LLCInventors: Xuguang Wang, Yi He, Zhizheng Liu, Sung-Yong Chung, Darlene G. Hamilton, Ashot Melik-Martirosian, Gulzar Kathawala, Ming Sang Kwan, Mark Randolph, Timothy Thurgate
-
Publication number: 20080279014Abstract: Erasing wordlines at the same time can cause undesirable results because some wordlines are affected by electromagnetic waves of other wordlines. However, other wordlines are not affected because they are next to contacts. Therefore, it can be beneficial to erase wordlines in a multi-phase sequence that allows for erasing wordlines without an impact from other wordlines.Type: ApplicationFiled: May 7, 2007Publication date: November 13, 2008Applicant: SPANSION LLCInventors: Xuguang Wang, Yi He, Zhizheng Liu, Sung-Yong Chung, Darlene G. Hamilton, Ashot Melik-Martirosian, Gulzar Kathawala, Ming Sang Kwan, Mark Randolph, Timothy Thurgate