Patents by Inventor Gwo Liang Weng
Gwo Liang Weng has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140312496Abstract: The present invention relates to a semiconductor package and a semiconductor device and a method of making the same. The method of making the semiconductor package comprises: providing a substrate; attaching a chip to a surface of the substrate; forming a plurality of connecting elements for electrically connecting the chip and the substrate; forming a plurality of first conductive bodies on the surface of the substrate; forming a molding compound for encapsulating the surface of the substrate, the chip, the connecting elements and the first conductive bodies; and removing a part of a border portion of the molding compound, so that the molding compound has two heights and one end of each first conductive bodies is exposed. Thereby, the molding compound covers the entire surface of the substrate, so that the bonding pads on the surface of the substrate will not be polluted.Type: ApplicationFiled: April 30, 2014Publication date: October 23, 2014Applicant: Advanced Semiconductor Engineering, Inc.Inventors: Yen-Yi WU, Wei-Yueh SUNG, Pao-Huei CHANG CHIEN, Chi-Chih CHU, Cheng-Yin LEE, Gwo-Liang WENG
-
Patent number: 7989937Abstract: A package structure and a manufacturing method thereof are provided. The package structure includes a substrate, a chip and a packing material layer. The substrate has a top surface and a lateral surface. The top surface is connected with the lateral surface. The chip is disposed on the top surface. The packing material layer comprises a body portion and an extending portion. The body portion covers at least a part of the chip and the substrate. The extending portion is connected with the body portion and covers at least a part of the substrate. The extending portion is projected to the lateral surface and made from a transparent material.Type: GrantFiled: December 29, 2006Date of Patent: August 2, 2011Assignee: Advanced Semiconductor Engineering, Inc.Inventor: Gwo-Liang Weng
-
Patent number: 7642133Abstract: The present invention relates to a semiconductor package and a semiconductor device and a method of making the same. The method of making the semiconductor package comprises: providing a substrate; attaching a chip to a surface of the substrate; forming a plurality of connecting elements for electrically connecting the chip and the substrate; forming a plurality of first conductive bodies on the surface of the substrate; forming a molding compound for encapsulating the surface of the substrate, the chip, the connecting elements and the first conductive bodies; and removing a part of a border portion of the molding compound, so that the molding compound has two heights and one end of each first conductive bodies is exposed. Thereby, the molding compound covers the entire surface of the substrate, so that the bonding pads on the surface of the substrate will not be polluted.Type: GrantFiled: July 26, 2007Date of Patent: January 5, 2010Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yen-Yi Wu, Wei-Yueh Sung, Pao-Huei Chang Chien, Chi-Chih Chu, Cheng-Yin Lee, Gwo-Liang Weng
-
Patent number: 7589408Abstract: A stackable semiconductor package includes first and second substrates, a semiconductor device, first wires, a supporting element, and a first molding compound. The semiconductor device is disposed on the first substrate. The second substrate is disposed above the semiconductor device, and the area of the second substrate is larger than that of the semiconductor device. The first wires electrically connect the first and second substrates. The supporting element is disposed between the first and second substrates, and supports the second substrate. Some pads of the second substrate are exposed outside the first molding compound. Therefore, the overhang portion of the second substrate will not shake or sway during wire bonding, and the area of the second substrate can be increased to have more devices thereon. Also, the thickness of the second substrate can be reduced, to reduce the overall thickness of the stackable semiconductor package.Type: GrantFiled: December 12, 2006Date of Patent: September 15, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Gwo-Liang Weng, Yung-Li Lu, Cheng-Yin Lee
-
Patent number: 7550832Abstract: A stackable semiconductor package includes a top package, a bottom package, an adhesive layer, a plurality of wires and a molding compound. A part of a surface of a chip of the bottom package is exposed. The top package is inverted, and is adhered to the chip of the bottom package with the adhesive layer. The wires electrically connect a substrate of the bottom package and a substrate of the top package. The molding compound encapsulates the top package, the bottom package, the adhesive layer,and the wires, and exposes a part of a surface of the substrate of the top package. Thus, the stackable semiconductor package includes at least two chips, thereby increasing the chip density and improving the applicability.Type: GrantFiled: December 12, 2006Date of Patent: June 23, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Gwo-Liang Weng, Yung-Li Lu
-
Patent number: 7547962Abstract: A chip package including a package substrate, a chip, several bonding wires, a flash-resisting ring and a molding compound. The package substrate includes a carrying surface and several contacts disposed on the carrying surface. The chip is disposed on the carrying surface. A surface of the chip away from the package substrate includes an active region and several bonding pads. The bonding pads are located outside the active region. The bonding wires connect the bonding pads and the contacts. The flash-resisting ring disposed on the chip is located between the bonding pads and the active region. The flash-resisting ring surrounding the active region includes at least one buffer groove. The buffer groove surrounds the active region. The molding compound disposed on the package substrate and the chip encapsulates at least the bonding pads, the contacts and the bonding wires. The molding compound exposes the active region.Type: GrantFiled: December 21, 2006Date of Patent: June 16, 2009Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Gwo-Liang Weng, Yung-Li Lu
-
Patent number: 7442580Abstract: A manufacturing method of a package structure is provided. Firstly, a substrate having a surface is provided. Next, a chip is disposed on the surface of the substrate. Then, a packing material layer is formed on the surface of the substrate. Next, a this film is pasted on the packing material layer. Then the substrate and the packing material layer are thoroughly cut along a cutting line around the chip by a first cutting blade but the thin film is not cut thoroughly. Next, the substrate is thoroughly cut along at least a part of the cutting line by a second cutting blade but the packing material layer is not thoroughly cut such that a part of the packing material layer is exposed. The width of the second cutting blade is larger than the width of the first cutting blade.Type: GrantFiled: December 13, 2006Date of Patent: October 28, 2008Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Gwo-Liang Weng, Cheng-Yin Lee
-
Patent number: 7439619Abstract: The present invention provides an electronic packaging process. The surface of the chip carrier includes at least a chip attachment region and a film attachment region adjacent to the chip attachment region. At least a baffle is formed on the surface of the chip carrier, between the chip attachment region and the film attachment region. After attaching the thin film to the film attachment region of the chip carrier through an affixture layer, the chip is electrically and physically connected to the chip attachment region of the chip carrier through an adhesive layer. The baffle can effectively prevent the gas that is released from the adhesive layer from damaging the bonding between the thin film and the affixture layer. Therefore, almost no bubbles are formed and good electrical connection between the thin film and the affixture layer is maintained.Type: GrantFiled: January 3, 2005Date of Patent: October 21, 2008Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Chi-Chih Chu, Gwo-Liang Weng, Shih-Chang Lee
-
Patent number: 7432127Abstract: A chip package and a package process thereof are provided. The chip package comprises a package substrate, a chip, a plurality of spacers, an adhesive layer, and a plurality of wires. The package substrate has a carrying surface. The chip is disposed on the carrying surface. The spacers are formed between the chip and the carrying surface to maintain an interval between the chip and the package substrate. The adhesive layer is disposed between the chip and carrying surface to encapsulate the spacers. The chip is electrically connected to the package substrate via the wires.Type: GrantFiled: August 14, 2006Date of Patent: October 7, 2008Assignee: Advanced Semiconductor Engineering Inc.Inventors: Yung-Li Lu, Gwo-Liang Weng, Ying-Tsai Yeh
-
Publication number: 20080105962Abstract: A chip package and a process thereof are provided. The chip package includes a first package unit and a second package unit. The first package unit includes a carrier; a chip, disposed on the carrier and electrically connected thereto; a first encapsulant, disposed on the carrier and covering the chip; an interposer, disposed on the first encapsulant, having a plurality of pads thereon, and electrically connected to the carrier; a plurality of conducting elements, respectively disposed on the pads; and a second encapsulant, covering the surface of the carrier, encapsulating the chip, the first encapsulant, the interposer, and the conducting elements, and exposing the top of each conducting element. The second package unit is disposed on the first package unit, and electrically connected to the interposer through the conducting elements.Type: ApplicationFiled: August 3, 2007Publication date: May 8, 2008Applicant: ADVANCED SEMICONDUCTOR ENGINEERING, INC.Inventors: Yu-Lin Lee, Gwo-Liang Weng
-
Patent number: 7365427Abstract: The present invention relates to a stackable semiconductor package, comprising a first substrate, a chip, a second substrate, a plurality of second wires, a plurality of supporting elements and a molding compound. The chip is disposed on and electrically connected to the first substrate. The second substrate is disposed above the chip, and the area of the second substrate is larger than that of the chip. The second substrate is electrically connected to the first substrate by the second wires. The supporting elements are disposed between the first substrate and the second substrate, and are used for supporting the second substrate. The molding compound encapsulates the first surface of the first substrate, the chip, the second wires, the supporting elements and part of the second substrate, and exposes a surface of the second substrate. The overhang portion of the second substrate will not shake or sway during wire bonding process.Type: GrantFiled: December 26, 2006Date of Patent: April 29, 2008Assignee: Advanced Semiconductor Engineering, Inc.Inventors: Yung-Li Lu, Gwo-Liang Weng
-
Publication number: 20080073769Abstract: The present invention relates to a semiconductor package and a semiconductor device and a method of making the same. The method of making the semiconductor package comprises: providing a substrate; attaching a chip to a surface of the substrate; forming a plurality of connecting elements for electrically connecting the chip and the substrate; forming a plurality of first conductive bodies on the surface of the substrate; forming a molding compound for encapsulating the surface of the substrate, the chip, the connecting elements and the first conductive bodies; and removing a part of a border portion of the molding compound, so that the molding compound has two heights and one end of each first conductive bodies is exposed. Thereby, the molding compound covers the entire surface of the substrate, so that the bonding pads on the surface of the substrate will not be polluted.Type: ApplicationFiled: July 26, 2007Publication date: March 27, 2008Inventors: Yen-Yi Wu, Wei-Yueh Sung, Pao-Huei Chang Chien, Chi-Chih Chu, Cheng-Yin Lee, Gwo-Liang Weng
-
Publication number: 20080076208Abstract: The present invention relates to a semiconductor package and a semiconductor device and a method of making the same. The method of making the semiconductor package comprises: providing a substrate; attaching a chip to a surface of the substrate; forming a plurality of connecting elements for electrically connecting the chip and the substrate; forming a plurality of first conductive bodies on the surface of the substrate; forming a molding compound for encapsulating the surface of the substrate, the chip, the connecting elements and the first conductive bodies; and removing a part of a border portion of the molding compound, so that the molding compound has two heights and one end of each first conductive bodies is exposed. Thereby, the molding compound covers the entire surface of the substrate, so that the bonding pads on the surface of the substrate will not be polluted.Type: ApplicationFiled: July 26, 2007Publication date: March 27, 2008Inventors: Yen-Yi Wu, Wei-Yueh Sung, Pao-Huei Chang Chien, Chi-Chih Chu, Cheng-Yin Lee, Gwo-Liang Weng
-
Publication number: 20080042251Abstract: The present invention relates to a stackable semiconductor package, comprising a top package, a bottom package, an adhesive layer, a plurality of wires and a molding compound. A part of a surface of a chip of the bottom package is exposed. The top package is inverted, and is adhered to the chip of the bottom package with the adhesive layer. The wires electrically connect a substrate of the bottom package and a substrate of the top package. The molding compound encapsulates the top package, the bottom package, the adhesive layer, and the wires, and exposes a part of a surface of the substrate of the top package. Thus, the stackable semiconductor package includes at least two chips, thereby increasing the chip density and improving the applicability.Type: ApplicationFiled: December 12, 2006Publication date: February 21, 2008Inventors: Gwo-Liang Weng, Yung-Li Lu
-
Publication number: 20080023816Abstract: A semiconductor package mainly includes a carrier, a package having a first surface and a second surface, a chip and a plurality of bonding wires. The package is disposed on an upper surface of the carrier and electrically connected to the carrier by a plurality of conductive elements, the chip is disposed on the second surface of the package, a plurality of pads of the chip are corresponding to an opening of the carrier, and the bonding pads of the chip are electrically connected to a plurality of conductive pads of the carrier by the bonding wires to lower the height of the semiconductor package and increase the space for circuit layout.Type: ApplicationFiled: May 3, 2007Publication date: January 31, 2008Inventors: Gwo-Liang Weng, Cheng-Yin Lee
-
Publication number: 20070278640Abstract: The present invention relates to a stackable semiconductor package comprising a first substrate, a semiconductor device, a second substrate, a plurality of first wires, a supporting element, and a first molding compound. The semiconductor device is disposed on the first substrate. The second substrate is disposed above the semiconductor device, and the area of the second substrate is larger than that of the semiconductor device. The first wires electrically connect the first substrate and the second substrate. The supporting element is disposed between the first substrate and the second substrate, and is used to support the second substrate. Some pads of the second substrate are exposed outside the first molding compound. Therefore, the overhang portion of the second substrate will not shake or sway during a wire bonding process, and the area of the second substrate can be increased to receive more devices disposed thereon.Type: ApplicationFiled: December 12, 2006Publication date: December 6, 2007Inventors: Gwo-Liang Weng, Yung-Li Lu, Cheng-Yin Lee
-
Publication number: 20070252284Abstract: The present invention relates to a stackable semiconductor package. The stackable semiconductor package includes a first substrate, a chip, a first molding compound, a second substrate, a plurality of first wires, and a second molding compound. The chip is disposed on the first substrate. The second substrate is disposed on the first molding compound. The area of the first molding compound is adjusted according to the area of the second substrate, so as to support the second substrate. The first wires electrically connect the first substrate and the second substrate. Some pads of the second substrate are exposed outside the second molding compound. Therefore, the second substrate will not shake or sway during a wire bonding process, and the area of the second substrate can be increased to receive more devices disposed thereon.Type: ApplicationFiled: December 12, 2006Publication date: November 1, 2007Inventors: Po-Ching Su, Cheng-Yin Lee, Ying-Tsai Yeh, Gwo-Liang Weng
-
Publication number: 20070246815Abstract: The present invention relates to a stackable semiconductor package, comprising a first substrate, a chip, a second substrate, a plurality of second wires, a plurality of supporting elements and a molding compound. The chip is disposed on and electrically connected to the first substrate. The second substrate is disposed above the chip, and the area of the second substrate is larger than that of the chip. The second substrate is electrically connected to the first substrate by the second wires. The supporting elements are disposed between the first substrate and the second substrate, and are used for supporting the second substrate. The molding compound encapsulates the first surface of the first substrate, the chip, the second wires, the supporting elements and part of the second substrate, and exposes a surface of the second substrate. The overhang portion of the second substrate will not shake or sway during wire bonding process.Type: ApplicationFiled: December 26, 2006Publication date: October 25, 2007Inventors: Yung-Li Lu, Gwo-Liang Weng
-
Publication number: 20070222041Abstract: A chip package including a package substrate, a chip, several bonding wires, a flash-resisting ring and a molding compound. The package substrate includes a carrying surface and several contacts disposed on the carrying surface. The chip is disposed on the carrying surface. A surface of the chip away from the package substrate includes an active region and several bonding pads. The bonding pads are located outside the active region. The bonding wires connect the bonding pads and the contacts. The flash-resisting ring disposed on the chip is located between the bonding pads and the active region. The flash-resisting ring surrounding the active region includes at least one buffer groove. The buffer groove surrounds the active region. The molding compound disposed on the package substrate and the chip encapsulates at least the bonding pads, the contacts and the bonding wires. The molding compound exposes the active region.Type: ApplicationFiled: December 21, 2006Publication date: September 27, 2007Inventors: Gwo-Liang Weng, Yung-Li Lu
-
Publication number: 20070222049Abstract: A package structure and a manufacturing method thereof are provided. The package structure includes a substrate, a chip and a packing material layer. The substrate has a top surface and a lateral surface. The top surface is connected with the lateral surface. The chip is disposed on the top surface. The packing material layer comprises a body portion and a extending portion. The body portion covers at least a part of the chip and substrate. The extending portion is connected with the body portion and covers at least a part of substrate. The extending portion is projected to the lateral surface and made from a transparent material.Type: ApplicationFiled: December 29, 2006Publication date: September 27, 2007Inventor: Gwo-Liang Weng