Patents by Inventor Hang Ru GOY
Hang Ru GOY has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11285717Abstract: In some examples, a control apparatus for a fluid ejection device includes a plurality of selectors controllable by an input control signal to produce signals for selecting respective nozzles of the fluid ejection device, where a first selector is responsive to the input control signal propagated over a first signal path to turn on a device in the first selector, and a second selector is responsive to the input control signal to perform a different task. A memory encoder is to select a memory location in the memory, the memory encoder responsive to the input control signal propagated over a second signal path to turn on a device in the memory encoder, where signal loading of the second signal path is isolated from signal loading of the first signal path.Type: GrantFiled: September 10, 2020Date of Patent: March 29, 2022Assignee: Hewlett-Packard Development Company, L.P.Inventors: Boon Bing Ng, Hang Ru Goy
-
Patent number: 11090926Abstract: In some examples, a circuit for use with a fluid ejection device includes a plurality of decoders responsive to a common address to activate respective control signals at different times for selecting respective memories of the fluid ejection device. Each respective decoder of the plurality of decoders comprising a discharge switch to deactivate a control signal of the respective decoder while another decoder of the plurality of decoders is activating a control signal in response to the common address.Type: GrantFiled: July 6, 2017Date of Patent: August 17, 2021Assignee: Hewlett-Packard Development Company, L.P.Inventors: Boon Bing Ng, Rui Pan, Mohan Kumar Sudhakar, Hang Ru Goy
-
Publication number: 20210094281Abstract: In some examples, a circuit for use with a fluid ejection device includes a plurality of decoders responsive to a common address to activate respective control signals at different times for selecting respective memories of the fluid ejection device. Each respective decoder of the plurality of decoders comprising a discharge switch to deactivate a control signal of the respective decoder while another decoder of the plurality of decoders is activating a control signal in response to the common address.Type: ApplicationFiled: July 6, 2017Publication date: April 1, 2021Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Boon Bing NG, Rui Pan, Mohan Kumar Sudhakar, Hang Ru Goy
-
Publication number: 20200406613Abstract: In some examples, a control apparatus for a fluid ejection device includes a plurality of selectors controllable by an input control signal to produce signals for selecting respective nozzles of the fluid ejection device, where a first selector is responsive to the input control signal propagated over a first signal path to turn on a device in the first selector, and a second selector is responsive to the input control signal to perform a different task. A memory encoder is to select a memory location in the memory, the memory encoder responsive to the input control signal propagated over a second signal path to turn on a device in the memory encoder, where signal loading of the second signal path is isolated from signal loading of the first signal path.Type: ApplicationFiled: September 10, 2020Publication date: December 31, 2020Inventors: Boon Bing Ng, Hang Ru Goy
-
Patent number: 10800168Abstract: In some examples, a control apparatus for a fluid ejection device includes a plurality of selectors controllable by an input control signal to produce signals for selecting respective nozzles of the fluid ejection device, where a first selector is responsive to the input control signal propagated over a first signal path to turn on a device in the first selector, and a second selector is responsive to the input control signal to perform a different task. A memory encoder is to select a memory location in the memory, the memory encoder responsive to the input control signal propagated over a second signal path to turn on a device in the memory encoder, where signal loading of the second signal path is isolated from signal loading of the first signal path.Type: GrantFiled: October 6, 2016Date of Patent: October 13, 2020Assignee: Hewlett-Packard Development Company, L.P.Inventors: Boon Bing Ng, Hang Ru Goy
-
Publication number: 20200031116Abstract: In some examples, a control apparatus for a fluid ejection device includes a plurality of selectors controllable by an input control signal to produce signals for selecting respective nozzles of the fluid ejection device, where a first selector is responsive to the input control signal propagated over a first signal path to turn on a device in the first selector, and a second selector is responsive to the input control signal to perform a different task. A memory encoder is to select a memory location in the memory, the memory encoder responsive to the input control signal propagated over a second signal path to turn on a device in the memory encoder, where signal loading of the second signal path is isolated from signal loading of the first signal path.Type: ApplicationFiled: October 6, 2016Publication date: January 30, 2020Inventors: Boon Bing Ng, Hang Ru Goy
-
Patent number: 10340011Abstract: Three-dimensional addressing for erasable programmable read only memory (EPROM) can include a number of EPROM banks, a number of shift registers, a row select data signal, a column select data signal, and a bank select data signal.Type: GrantFiled: December 21, 2017Date of Patent: July 2, 2019Inventors: Boon Bing Ng, Hang Ru Goy
-
Patent number: 10155379Abstract: A fluid ejection device including a printhead die having a plurality of layers, including a single metal layer, and having an integrated ink level sensor. The ink level sensor includes an ink chamber above the metal layer, a metal plate of a sense capacitor disposed in the metal layer, and a clearing resistor circuit disposed in the metal layer including four clearing resistors arranged in a surround-4 configuration about the metal plate and electrically connected in parallel between a voltage potential and ground, wherein adjacent ends of at least two clearing resistors are not directly connected to one another so as to leave a gap between the adjacent ends in the metal layer. A metal lead in the metal layer extends through the gap to the metal plate.Type: GrantFiled: October 29, 2014Date of Patent: December 18, 2018Assignee: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Boon Bing Ng, Hang Ru Goy, Patrick Leonard, Shane O'Brien
-
Publication number: 20180114579Abstract: Three-dimensional addressing for erasable programmable read only memory (EPROM) can include a number of EPROM banks, a number of shift registers, a row select data signal, a column select data signal, and a bank select data signal.Type: ApplicationFiled: December 21, 2017Publication date: April 26, 2018Applicant: Hewlett-Packard Development Company, L.P.Inventors: Boon Bing NG, Hang Ru GOY
-
Patent number: 9928912Abstract: Three-dimensional addressing for erasable programmable read only memory (EPROM) can include a number of EPROM banks, a number of shift registers, a row select data signal, a column select data signal, and a bank select data signal.Type: GrantFiled: April 17, 2017Date of Patent: March 27, 2018Assignee: Hewlett-Packard Development Company, L.P.Inventors: Boon Bing Ng, Hang Ru Goy
-
Patent number: 9849672Abstract: An example provides a fluid ejection apparatus including a first firing resistor and a second firing resistor to selectively cause fluid to be ejected through a single nozzle, and a parasitic resistor arranged to add a parasitic resistance to the first firing resistor.Type: GrantFiled: April 3, 2014Date of Patent: December 26, 2017Assignee: Hewlett-Packard Development Company, L.P.Inventors: Ning Ge, Hang-Ru Goy, Boon Bing Ng, Shane O'Brien, Mun Hooi Yaow
-
Patent number: 9773556Abstract: Three-dimensional addressing for erasable programmable read only memory (EPROM) can include a number of EPROM banks, a number of shift registers, a row select data signal, a column select data signal, and a bank select data signal.Type: GrantFiled: January 31, 2014Date of Patent: September 26, 2017Assignee: Hewlett-Packard Development Company, L.P.Inventors: Boon Bing Ng, Hang Ru Goy
-
Publication number: 20170232743Abstract: A fluid ejection device including a printhead die having a plurality of layers, including a single metal layer, and having an integrated ink level sensor. The ink level sensor includes an ink chamber above the metal layer, a metal plate of a sense capacitor disposed in the metal layer, and a clearing resistor circuit disposed in the metal layer including four clearing resistors arranged in a surround-4 configuration about the metal plate and electrically connected in parallel between a voltage potential and ground, wherein adjacent ends of at least two clearing resistors are not directly connected to one another so as to leave a gap between the adjacent ends in the metal layer. A metal lead in the metal layer extends through the gap to the metal plate.Type: ApplicationFiled: October 29, 2014Publication date: August 17, 2017Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Boon Bing Ng, Hang Ru Goy, Patrick Leonard, Shane O'Brien
-
Publication number: 20170221566Abstract: Three-dimensional addressing for erasable programmable read only memory (EPROM) can include a number of EPROM banks, a number of shift registers, a row select data signal, a column select data signal, and a bank select data signal.Type: ApplicationFiled: April 17, 2017Publication date: August 3, 2017Applicant: Hewlett-Packard Development Company, L.P.Inventors: Boon Bing NG, Hang Ru GOY
-
Publication number: 20170151783Abstract: An example provides a fluid ejection apparatus including a first firing resistor and a second firing resistor to selectively cause fluid to be ejected through a single nozzle, and a parasitic resistor arranged to add a parasitic resistance to the first firing resistor.Type: ApplicationFiled: April 3, 2014Publication date: June 1, 2017Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Ning GE, Hang-Ru GOY, Boon Bing NG, Shane O'Brien, Mun Hooi Yaow
-
Publication number: 20160343439Abstract: Three-dimensional addressing for erasable programmable read only memory (EPROM) can include a number of EPROM banks, a number of shift registers, a row select data signal, a column select data signal, and a bank select data signal.Type: ApplicationFiled: January 31, 2014Publication date: November 24, 2016Applicant: HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P.Inventors: Boon Bing NG, Hang Ru GOY