Patents by Inventor Harm Hofstee
Harm Hofstee has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20060031835Abstract: The present invention provides for controlling the power consumption of an element. A first power control command is issued by software for the element. It is determined if the power control command corresponds to an allowable power control state for that element as defined by the hardware. If the power control command is not an allowable power control state for that element, the hardware sets the power control at a higher level than the power control state issued by the software. A hierarchy of power consumption is defined for different elements of a chip by software, which provides the minimum level of power consumption by any element or sub-element on a chip.Type: ApplicationFiled: August 5, 2004Publication date: February 9, 2006Applicant: International Business Machines CorporationInventors: Michael Day, Harm Hofstee, Charles Johns, James Kahle
-
Publication number: 20060031836Abstract: The present invention provides for controlling the power consumption of an element. A first power control command is issued by software for the element. It is determined if the power control command corresponds to an allowable power control state for that element as defined by the hardware. If the power control command is not an allowable power control state for that element, the hardware sets the power control at a higher level than the power control state issued by the software. The software is real time software, and the software also sets minimally acceptable activity control states. A hierarchy of power consumption is defined for different elements of a chip by software, which provides the minimum level of power consumption by any element or sub-element on a chip.Type: ApplicationFiled: August 5, 2004Publication date: February 9, 2006Applicant: International Business Machines CorporationInventors: Jeffrey Brown, Michael Day, Harm Hofstee, Charles Johns, James Kahle, Michael Wang
-
Publication number: 20050268048Abstract: A system for using a plurality of heterogeneous processors in a common computer system is presented. Each processor type in the heterogeneous group handles a particular instruction set. The processors share a common memory using a common bus. In one embodiment, one of the processor types accesses the memory using DMA instructions. In another embodiment, a cache for each type of processor is stored in the common memory pool. In one embodiment, one or more PowerPC processors shares a memory with one or more Synergistic Processing Complex (SPC). A common table is used to track and maintain memory for the various processors.Type: ApplicationFiled: June 30, 2005Publication date: December 1, 2005Inventors: Harm Hofstee, Charles Johns, James Kahle
-
Publication number: 20050166058Abstract: A system for secure communication. A random value generator is configured to generate a random value. A message validation code generator is coupled to the random value generator and configured to generate a message validation code based on a predetermined key, a message, and the random value. A one-time pad generator is coupled to the random number generator and configured to generate a one-time pad based on the random value and the predetermined key. And a masked message generator is coupled to the one-time pad generator and configured to generate a masked message based on the one-time pad and the message. In a particular aspect, a protected message envelope generator is coupled to the random value generator, the message validation code generator, and the masked message generator, and is configured to generate a protected message envelope based on the random value, the message validation code, and the masked message.Type: ApplicationFiled: January 22, 2004Publication date: July 28, 2005Applicant: International Business Machines CorporationInventors: Daniel Brokenshire, Harm Hofstee, Mohammad Peyravian
-
Publication number: 20050160097Abstract: A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network.Type: ApplicationFiled: February 24, 2005Publication date: July 21, 2005Inventors: Michael Gschwind, Harm Hofstee, Martin Hopkins, James Kahle
-
Publication number: 20050138325Abstract: A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A hardware sandbox structure is provided for security against the corruption of data among the programs being processed by the processing units. The uniform software cells contain both data and applications and are structured for processing by any of the processors of the network. Each software cell is uniquely identified on the network.Type: ApplicationFiled: February 3, 2005Publication date: June 23, 2005Inventors: Harm Hofstee, Charles Johns, James Kahle
-
Publication number: 20050132190Abstract: The present invention provides for authenticating a message. A security function is performed upon the message. The message is sent to a target. The output of the security function is sent to the target. At least one publicly known constant is sent to the target. The received message is authenticated as a function of at least a shared key, the received publicly known constants, the security function, the received message, and the output of the security function. If the output of the security function received by the target is the same as the output generated as a function of at least the received message, the received publicly known constants, the security function, and the shared key, neither the message nor the constants have been altered.Type: ApplicationFiled: December 10, 2003Publication date: June 16, 2005Applicant: International Business Machines CorporationInventors: Daniel Brokenshire, Harm Hofstee, Mohammad Peyravian
-
Publication number: 20050097231Abstract: A flexible input/output controller logic interfaces with existing input/output controllers (IOC's) in order to configure the amount of data sent to and received from the IOC's. The flexible I/O interface receives data from a component at a rate determined by the particular component. The flexible I/O interface then feeds the received data to a traditional I/O controller at a rate suitable for the I/O controller. Thus, the interface to the individual I/O controllers is maintained. The flexible I/O logic balances bandwidth between a plurality of individual I/O controllers in order to better utilize the overall system I/O bandwidth. In one embodiment, the I/O configuration managed by the flexible I/O logic is determined during system-build, while in another embodiment, the I/O configuration is set during system initialization.Type: ApplicationFiled: October 30, 2003Publication date: May 5, 2005Applicant: International Business Machines CorporationInventors: Harm Hofstee, Charles Johns, James Kahle
-
Publication number: 20050097280Abstract: A system for sharing memory by heterogeneous processors, each of which is adapted to process its own instruction set, is presented. A common bus is used to couple the common memory to the various processors. In one embodiment, a cache for more than one of the processors is stored in the shared memory. In another embodiment, some of the processors include a local memory area that is mapped to the shared memory pool. In yet another embodiment, local memory included on one or more of the processors is partially shared so that some of the local memory is mapped to the shared memory area, while remaining memory in the local memory is private to the particular processor.Type: ApplicationFiled: October 30, 2003Publication date: May 5, 2005Applicant: Interational Business Machines CorporationInventors: Harm Hofstee, Charles Johns, James Kahle
-
Publication number: 20050088794Abstract: The present invention provides for disconnecting a capacitive path from a device when the capacitive path is no longer needed. Disconnecting a capacitive path when it is no longer needed is beneficial because the existence of a capacitive path limits the speed of the protected device. The device is separated from the capacitive path as a function of the current between the IO pad and a control device.Type: ApplicationFiled: October 23, 2003Publication date: April 28, 2005Applicant: International Business Machines CorporationInventors: David Boerstler, Gricell Co, Harm Hofstee, Christopher Putnam
-
Publication number: 20050080998Abstract: Disclosed is a coherent cache system that operates in conjunction with non-homogeneous processing units. A set of processing units of a first configuration has conventional cache and directly accesses common or shared system physical and virtual address memory through the use of a conventional MMU (Memory Management Unit). Additional processors of a different configuration and/or other devices that need to access system memory are configured to store accessed data in compatible caches. Each of the caches is compatible with a given protocol coherent memory management bus interspersed between the caches and the system memory.Type: ApplicationFiled: October 9, 2003Publication date: April 14, 2005Applicant: International Business Machines CorporationInventors: Michael Day, Harm Hofstee, Charles Johns, James Kahle, David Shippy, Thuong Truong
-
Publication number: 20050071651Abstract: A system and method are provided to dedicate one or more processors in a multiprocessing system to performing encryption functions. When the system initializes, one of the synergistic processing unit (SPU) processors is configured to run in a secure mode wherein the local memory included with the dedicated SPU is not shared with the other processors. One or more encryption keys are stored in the local memory during initialization. During initialization, the SPUs receive nonvolatile data, such as the encryption keys, from nonvolatile register space. This information is made available to the SPU during initialization before the SPUs local storage might be mapped to a common memory map. In one embodiment, the mapping is performed by another processing unit (PU) that maps the shared SPUs' local storage to a common memory map.Type: ApplicationFiled: September 25, 2003Publication date: March 31, 2005Applicant: International Business Machines CorporationInventors: Maximino Aguilar, David Craft, Michael Day, Harm Hofstee
-
Publication number: 20050055505Abstract: The present invention provides for selectively overwriting sets of a cache as a function of a replacement management table and a least recently used function. A class identifier is created as a function of an address miss. A replacement management table is employable to read the class identifier to create a tag replacement control indicia. The cache, comprising a plurality of sets, is employable to disable the replacement of at least one of the plurality of sets as a function of the tag replacement control indicia.Type: ApplicationFiled: September 4, 2003Publication date: March 10, 2005Applicants: International Business Machines Corporation, Sony Computer Entertainment Inc.Inventors: Michael Day, Harm Hofstee, Charles Johns, James Kahle, David Shippy, Thuong Truong, Takeshi Yamazaki
-
Publication number: 20050055507Abstract: The present invention provides for selectively overwriting sets of a cache as a function of a replacement management table and a least recently used function. A class identifier is created as a function of an address miss. A replacement management table is employable to read the class identifier to create a tag replacement control indicia. The cache, comprising a plurality of sets, is employable to disable the replacement of at least one of the plurality of sets as a function of the tag replacement control indicia.Type: ApplicationFiled: September 4, 2003Publication date: March 10, 2005Applicants: International Business Machines Corporation, Sony Computer Entertainment Inc.Inventors: Michael Day, Harm Hofstee, Charles Johns, James Kahle, David Shippy, Thuong Truong, Takeshi Yamazaki
-
Publication number: 20050055185Abstract: A method and apparatus for adding and multiplying floating-point operands such that a fixed-size mantissa result is produced. In accordance with the present addition method, the mantissa of a first floating-point operand is shifted in accordance with relative operand exponent information. Next, the first operand mantissa is added to the second operand mantissa. The addition step includes replacing a least significant non-overlapped portion of the first operand mantissa with a randomly-generated carry-in bit. In accordance with the multiplication method, a partial product array is generated from a pair of floating-point operand mantissas. Next, prior to compressing the partial product array into a compressed mantissa result, a lower-order bit portion of the partial product array is replaced with a randomly generated carry-in value.Type: ApplicationFiled: October 22, 2004Publication date: March 10, 2005Applicant: International Business Machines CorporationInventors: Sang Dhong, Harm Hofstee, Kevin Nowka, Stephen Posluszny, Joel Silberman
-
Publication number: 20050021944Abstract: The present invention provides for authenticating code and/or data and providing a protected environment for execution. The present invention provides for dynamically partitioning and un-partitioning a local store for the authentication of code or data. The local store is partitioned into an isolated and non-isolated section. Code or data is loaded into the isolated section. The code or data is authenticated in the isolated section of the local store. After authentication, the code is executed. After execution, the memory within the isolated region of the attached processor unit is erased, and the attached processor unit de-partitions the isolated section within the local store.Type: ApplicationFiled: June 23, 2003Publication date: January 27, 2005Applicant: International Business Machines CorporationInventors: David Craft, Michael Day, Harm Hofstee, Charles Johns, John Liberty
-
Publication number: 20050008162Abstract: A method and system for encrypting and verifying the integrity of a message using a three-phase encryption process is provided. A source having a secret master key that is shared with a target receives the message and generates a random number. The source then generates: a first set of intermediate values from the message and the random number; a second set of intermediate values from the first set of values; and a cipher text from the second set of values. At the three phases, the values are generated using the encryption function of a block cipher encryption/decryption algorithm. The random number and the cipher text are transmitted to the target, which decrypts the cipher text by reversing the encryption process. The target verifies the integrity of the message by comparing the received random number with the random number extracted from the decrypted cipher text.Type: ApplicationFiled: June 19, 2003Publication date: January 13, 2005Applicant: International Business Machines CorporationInventors: Daniel Brokenshire, David Craft, Harm Hofstee, Mohammad Peyravian