Patents by Inventor Hee-dong Shin
Hee-dong Shin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240104464Abstract: A system selecting a process key factor in a commercial chemical process, includes: a data extraction unit that extracts tag data in units of a set period; an outlier discrimination unit that discriminates and aggregates outliers by tag by using an outlier extraction reference master; an outlier processing unit that generates an input mart draft excluding the outliers; a derived variable generation unit that generates derived variables for each tag, and generates an advanced input mart having the derived variable added thereto; a yield calculation unit that backs up the result of calculation of a yield by realizing a target value via exclusion and correction of the outliers; and a key factor extraction unit that extracts a yield key factor by calculating importance of each tag, and backs up importance data for each tag.Type: ApplicationFiled: April 27, 2022Publication date: March 28, 2024Applicant: SK GAS CO., LTD.Inventors: Ung Gi HONG, Sung Joo YEO, Seung Hwan KONG, Min Ho KIM, Hae Bin SHIN, Hee Dong CHOI, Young Gook KYE
-
SYSTEM AND METHOD FOR PREDICTING PROCESS CHANGES BY USING KEY FACTORS IN COMMERCIAL CHEMICAL PROCESS
Publication number: 20240095548Abstract: A system for predicting process changes by using key factors in a commercial chemical process, includes: a key factor extraction and individual tag importance backup unit that extracts yield key factors by calculating the importance of each tag, and backs up importance data for each tag; and a yield prediction model training and yield prediction performing unit that performs yield prediction model training by using the importance of each tag accumulated in the key factor extraction and individual tag importance backup unit, and performs yield prediction so as to output a yield prediction result, evaluates performance, and selects an optimal prediction model.Type: ApplicationFiled: April 27, 2022Publication date: March 21, 2024Applicant: SK GAS CO., LTD.Inventors: Ung Gi HONG, Sung Joo YEO, Seung Hwan KONG, Min Ho KIM, Hae Bin SHIN, Hee Dong CHOI, Young Gook KYE -
Publication number: 20230236654Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: ApplicationFiled: April 3, 2023Publication date: July 27, 2023Applicant: Samsung Electronics Co., Ltd.Inventor: Hee Dong SHIN
-
Patent number: 11635800Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: GrantFiled: June 22, 2022Date of Patent: April 25, 2023Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hee Dong Shin
-
Publication number: 20220317761Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: ApplicationFiled: June 22, 2022Publication date: October 6, 2022Applicant: Samsung Electronics Co., Ltd.Inventor: Hee Dong SHIN
-
Patent number: 11372472Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: GrantFiled: April 2, 2020Date of Patent: June 28, 2022Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hee Dong Shin
-
Publication number: 20200233483Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: ApplicationFiled: April 2, 2020Publication date: July 23, 2020Applicant: Samsung Electronics Co., Ltd.Inventor: Hee Dong SHIN
-
Patent number: 10642339Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: GrantFiled: May 25, 2018Date of Patent: May 5, 2020Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hee Dong Shin
-
Patent number: 10459715Abstract: A semiconductor system comprises a nonvolatile memory storing a patch code, the patch code comprising a unique identifier (ID). An internal read only memory (IROM) stores a boot code, the boot code comprising a patch code execution function for executing the patch code and a linked register (LR) address for specifying a storage location where the patch code is to be executed. A static random access memory (SRAM) stores a copy of the patch code at the storage location, the copy of the patch code including the unique ID. A processor executes the copy of the patch code from the storage location. The processor executes the copy of the patch code stored at the storage location in the SRAM according to the comparison result.Type: GrantFiled: July 25, 2017Date of Patent: October 29, 2019Assignee: Samsung Electronics Co., Ltd.Inventors: Sang Uk Park, Bong Chun Kang, Cheong Woo Lee, Hee Dong Shin
-
Publication number: 20190018615Abstract: A host for controlling a non-volatile memory card, a system including the same, and methods of operating the host and the system are provided. The method of operating the host connected with the non-volatile memory card through a clock bus, a command bus, and one or more data buses includes transmitting a first command to the non-volatile memory card through the command bus, transmitting first data corresponding to the first command to the non-volatile memory card through the one or more data buses or receiving the first data from the non-volatile memory card through the data buses, and transmitting a second command to the non-volatile memory card at least once through the command bus during or before transfer of the first data.Type: ApplicationFiled: September 17, 2018Publication date: January 17, 2019Applicant: Samsung Electronics Co., Ltd.Inventors: Kyeong Min Kim, Hong Sik Park, Hee Dong Shin
-
Patent number: 10108373Abstract: A host for controlling a non-volatile memory card, a system including the same, and methods of operating the host and the system are provided. The method of operating the host connected with the non-volatile memory card through a clock bus, a command bus, and one or more data buses includes transmitting a first command to the non-volatile memory card through the command bus, transmitting first data corresponding to the first command to the non-volatile memory card through the one or more data buses or receiving the first data from the non-volatile memory card through the data buses, and transmitting a second command to the non-volatile memory card at least once through the command bus during or before transfer of the first data.Type: GrantFiled: June 24, 2016Date of Patent: October 23, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyeong Min Kim, Hong Sik Park, Hee Dong Shin
-
Publication number: 20180275740Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: ApplicationFiled: May 25, 2018Publication date: September 27, 2018Applicant: Samsung Electronics Co., Ltd..Inventor: Hee Dong SHIN
-
Publication number: 20180217834Abstract: A semiconductor system comprises a nonvolatile memory storing a patch code, the patch code comprising a unique identifier (ID). An internal read only memory (IROM) stores a boot code, the boot code comprising a patch code execution function for executing the patch code and a linked register (LR) address for specifying a storage location where the patch code is to be executed. A static random access memory (SRAM) stores a copy of the patch code at the storage location, the copy of the patch code including the unique ID. A processor executes the copy of the patch code from the storage location. The processor executes the copy of the patch code stored at the storage location in the SRAM according to the comparison result.Type: ApplicationFiled: July 25, 2017Publication date: August 2, 2018Inventors: Sang Uk Park, Bong Chun Kang, Cheong Woo Lee, Hee Dong Shin
-
Patent number: 9996144Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: GrantFiled: August 4, 2016Date of Patent: June 12, 2018Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventor: Hee Dong Shin
-
Publication number: 20160342197Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: ApplicationFiled: August 4, 2016Publication date: November 24, 2016Applicant: Samsung Electronics Co., Ltd.Inventor: HEE DONG SHIN
-
Publication number: 20160306594Abstract: A host for controlling a non-volatile memory card, a system including the same, and methods of operating the host and the system are provided. The method of operating the host connected with the non-volatile memory card through a clock bus, a command bus, and one or more data buses includes transmitting a first command to the non-volatile memory card through the command bus, transmitting first data corresponding to the first command to the non-volatile memory card through the one or more data buses or receiving the first data from the non-volatile memory card through the data buses, and transmitting a second command to the non-volatile memory card at least once through the command bus during or before transfer of the first data.Type: ApplicationFiled: June 24, 2016Publication date: October 20, 2016Applicant: Samsung Electronics Co., Ltd .Inventors: Kyeong Min KIM, Hong Sik PARK, Hee Dong SHIN
-
Patent number: 9389804Abstract: A host for controlling a non-volatile memory card, a system including the same, and methods of operating the host and the system are provided. The method of operating the host connected with the non-volatile memory card through a clock bus, a command bus, and one or more data buses includes transmitting a first command to the non-volatile memory card through the command bus, transmitting first data corresponding to the first command to the non-volatile memory card through the one or more data buses or receiving the first data from the non-volatile memory card through the data buses, and transmitting a second command to the non-volatile memory card at least once through the command bus during or before transfer of the first data.Type: GrantFiled: September 12, 2013Date of Patent: July 12, 2016Assignee: SAMSUNG ELECTRONICS CO., LTD.Inventors: Kyeong Min Kim, Hong Sik Park, Hee Dong Shin
-
Publication number: 20150046692Abstract: A system on chip (SoC) includes an internal read-only memory (ROM) configured to store a first boot loader; a first internal static random access memory (SRAM) configured to receive a second boot loader output from a booting device, store the second boot loader, and perform a booting sequence according to control of the first boot loader; a second internal SRAM configured to receive a third boot loader output from the booting device, store the third boot loader, and perform a wake-up sequence according to control of the first boot loader; and a dynamic random access memory (DRAM) controller configured to load an operating system (OS) from the booting device into a DRAM according to control of the second boot loader.Type: ApplicationFiled: July 22, 2014Publication date: February 12, 2015Inventor: Hee Dong SHIN
-
Patent number: 8738989Abstract: A method and apparatus for detecting a free page of a memory device, and a method and apparatus for decoding an error correction code by using the method and apparatus for detecting a free page are provided. Free page data read from the memory is converted into a converted codeword for inclusion as an element of an error correction code field. The converted codeword is compared to an initially set target codeword to detect an amount of non-identical bits. A page read from the memory is determined to be a free page when the amount of non-identical bits is equal to or less than an initially set threshold value.Type: GrantFiled: April 10, 2013Date of Patent: May 27, 2014Assignee: Samsung Electronics Co., Ltd.Inventors: Kwan-Ho Kim, Jong-In Kim, Young-Wook Jang, Hee-Dong Shin, Bong-Chun Kang, Jong-Jin Lee
-
Publication number: 20140082268Abstract: A host for controlling a non-volatile memory card, a system including the same, and methods of operating the host and the system are provided. The method of operating the host connected with the non-volatile memory card through a clock bus, a command bus, and one or more data buses includes transmitting a first command to the non-volatile memory card through the command bus, transmitting first data corresponding to the first command to the non-volatile memory card through the one or more data buses or receiving the first data from the non-volatile memory card through the data buses, and transmitting a second command to the non-volatile memory card at least once through the command bus during or before transfer of the first data.Type: ApplicationFiled: September 12, 2013Publication date: March 20, 2014Inventors: Kyeong Min KIM, Hong Sik PARK, Hee Dong SHIN