Patents by Inventor Hengyang (James) Lin
Hengyang (James) Lin has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8363469Abstract: A non-volatile memory cell includes NMOS programming, read, erase, and control transistors having gate electrodes connected to a storage node. The erase and control transistors have interconnected source, drain, and bulk electrodes. The cell is programmed by setting source, drain, bulk, and gate electrodes of all transistors to a positive voltage. An inhibiting voltage is applied to source, drain, and bulk electrodes of the read transistor, while setting source and drain electrodes of the programming transistor to the positive voltage and the bulk electrode of the programming transistor to the positive voltage or the inhibiting voltage. Source, drain, and bulk electrodes of the control transistor are then ramped to a negative control voltage while ramping source, drain, and bulk electrodes of the erase transistor to a negative erase voltage and then back to the positive voltage. Source, drain.Type: GrantFiled: February 2, 2010Date of Patent: January 29, 2013Assignee: National Semiconductor CorporationInventors: Pavel Poplevine, Umer Khan, Hengyang (James) Lin, Andrew J. Franklin
-
Patent number: 8284600Abstract: A non-volatile memory (NVM) cell comprises an NMOS control transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to a storage node; a PMOS erase transistor having commonly-connected source, drain and bulk region electrodes and a gate electrode connected to the storage node; an NMOS data transistor having source, drain and bulk region electrodes and a gate electrode connected to the storage node, the bulk region electrode being connected to a common bulk node; the first NMOS pass gate transistor having a source electrode connected to the drain electrode of the NMOS data transistor, a drain electrode, a bulk region electrode connected to the common bulk node, and a gate electrode; and a second NMOS pass gate transistor having a drain electrode connected to the source electrode of the NMOS data transistor, a source electrode, a bulk region electrode connected to the common bulk node, and a gate electrode.Type: GrantFiled: February 8, 2010Date of Patent: October 9, 2012Assignee: National Semiconductor CorporationInventors: Pavel Poplevine, Ernes Ho, Umer Khan, Hengyang James Lin
-
Patent number: 8213227Abstract: A non-volatile memory (NVM) cell structure comprises a PMOS program transistor having source, drain and bulk region electrodes and a gate electrode that is connected to a data storage node; an NMOS control transistor having source, drain and bulk region electrodes that are commonly-connected to receive a control voltage and a gate electrode that is connected to the data storage node; a PMOS erase transistor having source, drain and bulk region electrodes that are commonly-connected to receive an erase voltage and a gate electrode that is connected to the data storage node; and an NMOS read transistor having source, drain and bulk region electrodes and a gate electrode connected to the data storage node.Type: GrantFiled: March 31, 2010Date of Patent: July 3, 2012Assignee: National Semiconductor CorporationInventors: Pavel Poplevine, Ernes Ho, Hengyang (James) Lin, Andrew J. Franklin
-
Publication number: 20110242898Abstract: A non-volatile memory (NVM) cell structure comprises a PMOS program transistor having source, drain and bulk region electrodes and a gate electrode that is connected to a data storage node; an NMOS control transistor having source, drain and bulk region electrodes that are commonly-connected to receive a control voltage and a gate electrode that is connected to the data storage node; a PMOS erase transistor having source, drain and bulk region electrodes that are commonly-connected to receive an erase voltage and a gate electrode that is connected to the data storage node; and an NMOS read transistor having source, drain and bulk region electrodes and a gate electrode connected to the data storage node.Type: ApplicationFiled: March 31, 2010Publication date: October 6, 2011Inventors: Pavel Poplevine, Ernes Ho, Hengyang James Lin, Andrew J. Franklin
-
Patent number: 7656698Abstract: A 4-transistor non-volatile memory (NVM) cell includes a static random access memory (SRAM) cell structure. The NVM cell utilizes a reverse Fowler-Nordheim tunneling programming technique that, in combination with the SRAM cell structure, allows an entire array to be programmed at one cycle. Equalize transistors are utilized to obtain more uniform voltage on the floating gates after an erase operation. Utilization of decoupling pas gates during a read operation results in more charge difference on floating gates of programmed and erased cells.Type: GrantFiled: January 23, 2007Date of Patent: February 2, 2010Assignee: National Semiconductor CorporationInventors: Pavel Poplevine, Annie-Li-Keow Lum, Hengyang (James) Lin, Andrew J. Franklin
-
Patent number: 7558969Abstract: Anti-pirate circuitry is provided for combating the theft of intellectual property contained with semiconductor integrated circuits. The anti-pirate circuit includes a unique number generator that provides a multi-bit die ID data string that is unique to the integrated circuit associated with the anti-pirate circuit. One time programmable (OTP) EPROM circuitry reads the die ID data string at wafer sort and writes the data content to nonvolatile memory. During a subsequent verification cycle, ID comparator circuitry compares the data string provided by the unique number generator to the stored contents of the nonvolatile memory. If the comparison results in a mismatch between more than a predefined number of bits, then the integrated circuit associated with the anti-pirate circuit is not enabled for operation.Type: GrantFiled: March 6, 2003Date of Patent: July 7, 2009Assignee: National Semiconductor CorporationInventors: Elroy M. Lucero, Daniel J. Lucero, Hengyang (James) Lin, Andrew J. Franklin, Pavel Poplevine
-
Patent number: 6992927Abstract: An integrated nonvolatile memory circuit having a plurality of control devices. Separate devices execute distinct control, erase, write and read operations, thereby allowing each device to be individually selected and optimized for performing its respective operation.Type: GrantFiled: July 8, 2004Date of Patent: January 31, 2006Assignee: National Semiconductor CorporationInventors: Pavel Poplevine, Yuri Mirgorodski, Andrew J. Franklin, Hengyang (James) Lin
-
Patent number: 6801046Abstract: A method for non-destructively testing an IC device to determine the ESD performance. A laser beam is used to probe the diffusions of the device. The amount of light absorbed by the diffusions is determined by monitoring the degree to which light is reflected by the device. The amount of reflection is related to the ESD susceptibility of the device in that the greater the amount of reflection, the worse the ESD performance of the device.Type: GrantFiled: September 26, 2000Date of Patent: October 5, 2004Assignee: National Semiconductor CorporationInventors: Gengying Gao, Mohan Yegnashankaran, Hengyang (James) Lin, Kevin Weaver
-
Patent number: 6184557Abstract: The n-channel and p-channel driver transistors of an I/O circuit are electrostatic discharge (ESD) protected by utilizing a pair of well structures that resistively delay an ESD event from reaching the driver transistors, and that form diodes that direct the ESD event to the supply rail or ground of the circuit.Type: GrantFiled: January 28, 1999Date of Patent: February 6, 2001Assignee: National Semiconductor CorporationInventors: Pavel Poplevine, Alexander Kalnitsky, Hengyang (James) Lin, Albert Bergemont
-
Patent number: 6169310Abstract: An ESD protection device for use with an integrated circuit that provides a low impedance resistive path between IC pads (including Vdd and Vss pads) when power to the IC is off, while assuring adequate isolation between the IC pads when the power is on. The device includes a semiconductor substrate (typically a p-type Si substrate) and at least two vertically integrated pinch resistors formed in the semiconductor substrate. Each of the vertically integrated pinch resistors is connected to a common electrical discharge line and to a pad. Each of the vertically integrated pinch resistors includes a deep well region and a first surface well region, both of the second conductivity type (typically n-type). The first surface well region circumscribes the deep well region, thereby forming a narrow channel region of the first conductivity type (e.g. p-type) therebetween. When no potential is applied to the first surface well regions (i.e.Type: GrantFiled: December 3, 1998Date of Patent: January 2, 2001Assignee: National Semiconductor CorporationInventors: Alexander Kalnitsky, Pavel Poplevine, Albert Bergemont, Hengyang (James) Lin
-
Patent number: 6100590Abstract: A low capacitance multilevel metal interconnect structure for use in integrated circuits that provides for increased IC device speed and that includes a plurality of patterned metal layers separated and supported by an interconnect dielectric material. The low capacitance multilevel metal interconnect structure has interconnect structure related capacitance lowering gaps in the interconnect dielectric material with the gaps, adjoining at least one of the patterned metal layers. While the gaps adjoin at least the uppermost patterned metal layer, they can also extend downward through the interconnect dielectric material such that they also adjoin one or more patterned metal layers that underlie the uppermost patterned metal layer. A process for the manufacture of the low capacitance multilevel metal interconnect structure includes a step of removing interconnect dielectric material from a conventional multilevel metal interconnect structure to form gaps adjoining at least one of the patterned metal layers.Type: GrantFiled: November 23, 1998Date of Patent: August 8, 2000Assignee: National Semiconductor CorporationInventors: Visvamohan Yegnashankaran, Hengyang James Lin, Kevin Weaver
-
Patent number: RE44130Abstract: Anti-pirate circuitry is provided for combating the theft of intellectual property contained with semiconductor integrated circuits. The anti-pirate circuit includes a unique number generator that provides a multi-bit die ID data string that is unique to the integrated circuit associated with the anti-pirate circuit. One time programmable (OTP) EPROM circuitry reads the die ID data string at wafer sort and writes the data content to nonvolatile memory. During a subsequent verification cycle, ID comparator circuitry compares the data string provided by the unique number generator to the stored contents of the nonvolatile memory. If the comparison results in a mismatch between more than a predefined number of bits, then the integrated circuit associated with the anti-pirate circuit is not enabled for operation.Type: GrantFiled: January 21, 2011Date of Patent: April 2, 2013Assignee: National Semiconductor CorporationInventors: Elroy M. Lucero, Daniel J. Lucero, Hengyang (James) Lin, Andrew J. Franklin, Pavel Poplevine