Patents by Inventor Henrik Ewe
Henrik Ewe has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10020245Abstract: A method of manufacturing a laminate electronic device is disclosed. One embodiment provides a carrier, the carrier defining a first main surface and a second main surface opposite to the first main surface. The carrier has a recess pattern formed in the first main surface. A first semiconductor chip is attached on one of the first and second main surface. A first insulating layer overlying the main surface of the carrier on which the first semiconductor chip is attached and the first semiconductor chip is formed. The carrier is then separated into a plurality of parts along the recess pattern.Type: GrantFiled: January 9, 2014Date of Patent: July 10, 2018Assignee: Infineon Technologies AGInventors: Henrik Ewe, Joachim Mahler, Anton Prueckl, Stefan Landau
-
Patent number: 9437548Abstract: Various embodiments provide a chip package. The chip package may include a metallic chip carrier; at least one chip carried by the metallic chip carrier; encapsulation material encapsulating the at least one chip and the metallic chip carrier; and a plurality of redistribution layers disposed over the at least one chip opposite the metallic chip carrier, wherein at least one redistribution layer of the plurality of redistribution layers is electrically coupled with the at least one chip.Type: GrantFiled: June 16, 2015Date of Patent: September 6, 2016Assignee: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Henrik Ewe, Anton Prueckl, Joachim Mahler, Frank Daeche, Josef Hoeglauer, Riccardo Pittassi
-
Publication number: 20150279782Abstract: A semiconductor device is disclosed. One embodiment includes a carrier, a semiconductor chip attached to the carrier, a first conducting line having a first thickness and being deposited over the semiconductor chip and the carrier and a second conducting line having a second thickness and being deposited over the semiconductor chip and the carrier. The first thickness is smaller than the second thickness.Type: ApplicationFiled: June 10, 2015Publication date: October 1, 2015Applicant: INFINEON TECHNOLOGIES AGInventors: Henrik Ewe, Joachim Mahler, Manfred Mengel, Reimund Engl, Josef Hoeglauer, Jochen Dangelmaier
-
Publication number: 20150279783Abstract: Various embodiments provide a chip package. The chip package may include a metallic chip carrier; at least one chip carried by the metallic chip carrier; encapsulation material encapsulating the at least one chip and the metallic chip carrier; and a plurality of redistribution layers disposed over the at least one chip opposite the metallic chip carrier, wherein at least one redistribution layer of the plurality of redistribution layers is electrically coupled with the at least one chip.Type: ApplicationFiled: June 16, 2015Publication date: October 1, 2015Inventors: Henrik Ewe, Anton Prueckl, Joachim Mahler, Frank Daeche, Josef Hoeglauer, Riccardo Pittassi
-
Patent number: 9142739Abstract: A method and a system for a reliable LED semiconductor device are provided. In one embodiment, the device comprises a carrier, a light emitting diode disposed on the carrier, an encapsulating material disposed over the light emitting diode and the carrier, at least one through connection formed in the encapsulating material, and a metallization layer disposed and structured over the at least one through connection.Type: GrantFiled: June 18, 2013Date of Patent: September 22, 2015Assignee: Infineon Technologies AGInventors: Andreas Eder, Henrik Ewe, Stefan Landau, Joachim Mahler
-
Patent number: 9123687Abstract: One aspect is a method of manufacturing a semiconductor device and semiconductor device. One embodiment provides a plurality of modules. Each of the modules includes a carrier and at least one semiconductor chip attached to the carrier. A dielectric layer is applied to the modules to form a workpiece. The dielectric layer is structured to open at least one of the semiconductor chips. The workpiece is singulated to obtain a plurality of devices.Type: GrantFiled: June 14, 2012Date of Patent: September 1, 2015Assignee: Infineon Technologies AGInventors: Henrik Ewe, Joachim Mahler, Anton Prueckl
-
Patent number: 9059155Abstract: Various embodiments provide a chip package. The chip package may include a metallic chip carrier; at least one chip carried by the metallic chip carrier; encapsulation material encapsulating the at least one chip and the metallic chip carrier; and a plurality of redistribution layers disposed over the at least one chip opposite the metallic chip carrier, wherein at least one redistribution layer of the plurality of redistribution layers is electrically coupled with the at least one chip.Type: GrantFiled: March 14, 2013Date of Patent: June 16, 2015Assignee: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Henrik Ewe, Anton Prueckl, Joachim Mahler, Frank Daeche, Josef Hoeglauer, Riccardo Pittassi
-
Patent number: 9059083Abstract: A semiconductor device is disclosed. One embodiment includes a carrier, a semiconductor chip attached to the carrier, a first conducting line having a first thickness and being deposited over the semiconductor chip and the carrier and a second conducting line having a second thickness and being deposited over the semiconductor chip and the carrier. The first thickness is smaller than the second thickness.Type: GrantFiled: September 14, 2007Date of Patent: June 16, 2015Assignee: Infineon Technologies AGInventors: Henrik Ewe, Joachim Mahler, Manfred Mengel, Reimund Engl, Josef Hoeglauer, Jochen Dangelmaier
-
Patent number: 8952545Abstract: One aspect is a device including a carrier comprising a first conducting layer, a first insulating layer over the first conducting layer, and at least one first through-connection from a first face of the first insulating layer to a second face of the first insulating layer. A semiconductor chip is attached to the carrier and a second insulating layer is over the carrier and the semiconductor chip. A metal layer is over the second insulating layer. A second through-connection is through the second insulating layer electrically coupling the semiconductor chip to the metal layer. A third through-connection is through the second insulating layer electrically coupling the carrier to the metal layer.Type: GrantFiled: August 13, 2013Date of Patent: February 10, 2015Assignee: Infineon Technologies AGInventors: Ralf Otremba, Henrik Ewe, Klaus Schiess, Manfred Mengel
-
Patent number: 8866302Abstract: A device includes a first semiconductor chip with a first contact pad on a first face and a second semiconductor chip with a first contact pad on a first face. The second semiconductor chip is placed over the first semiconductor chip, wherein the first face of the first semiconductor chip faces the first face of the second semiconductor chip. Exactly one layer of an electrically conductive material is arranged between the first semiconductor chip and the second semiconductor chip. The exactly one layer of an electrically conductive material electrically couples the first contact pad of the first semiconductor chip to the first contact pad of the second semiconductor chip.Type: GrantFiled: January 25, 2011Date of Patent: October 21, 2014Assignee: Infineon Technologies AGInventors: Henrik Ewe, Joachim Mahler, Anton Prueckl, Stefan Landau
-
Publication number: 20140264790Abstract: Various embodiments provide a chip package. The chip package may include a metallic chip carrier; at least one chip carried by the metallic chip carrier; encapsulation material encapsulating the at least one chip and the metallic chip carrier; and a plurality of redistribution layers disposed over the at least one chip opposite the metallic chip carrier, wherein at least one redistribution layer of the plurality of redistribution layers is electrically coupled with the at least one chip.Type: ApplicationFiled: March 14, 2013Publication date: September 18, 2014Applicant: INFINEON TECHNOLOGIES AUSTRIA AGInventors: Henrik Ewe, Anton Prueckl, Joachim Mahler, Frank Daeche, Josef Hoeglauer, Riccardo Pittassi
-
Patent number: 8816504Abstract: A device includes a first semiconductor chip with a first contact pad on a first face and a second semiconductor chip with a first contact pad on a first face. The second semiconductor chip is placed over the first semiconductor chip, wherein the first face of the first semiconductor chip faces the first face of the second semiconductor chip. Exactly one layer of an electrically conductive material is arranged between the first semiconductor chip and the second semiconductor chip. The exactly one layer of an electrically conductive material electrically couples the first contact pad of the first semiconductor chip to the first contact pad of the second semiconductor chip.Type: GrantFiled: January 25, 2011Date of Patent: August 26, 2014Assignee: Infineon Technologies AGInventors: Henrik Ewe, Joachim Mahler, Anton Prueckl, Stefan Landau
-
Publication number: 20140117565Abstract: A method of manufacturing a laminate electronic device is disclosed. One embodiment provides a carrier, the carrier defining a first main surface and a second main surface opposite to the first main surface. The carrier has a recess pattern formed in the first main surface. A first semiconductor chip is attached on one of the first and second main surface. A first insulating layer overlying the main surface of the carrier on which the first semiconductor chip is attached and the first semiconductor chip is formed. The carrier is then separated into a plurality of parts along the recess pattern.Type: ApplicationFiled: January 9, 2014Publication date: May 1, 2014Applicant: Infineon Technologies AGInventors: Henrik Ewe, Joachim Mahler, Anton Prueckl, Stefan Landau
-
Patent number: 8664043Abstract: A method of manufacturing a laminate electronic device is disclosed. One embodiment provides a carrier, the carrier defining a first main surface and a second main surface opposite to the first main surface. The carrier has a recess pattern formed in the first main surface. A first semiconductor chip is attached on one of the first and second main surface. A first insulating layer overlying the main surface of the carrier on which the first semiconductor chip is attached and the first semiconductor chip is formed. The carrier is then separated into a plurality of parts along the recess pattern.Type: GrantFiled: December 1, 2009Date of Patent: March 4, 2014Assignee: Infineon Technologies AGInventors: Henrik Ewe, Joachim Mahler, Anton Prueckl, Stefan Landau
-
Publication number: 20130341780Abstract: A chip arrangement is provided. The chip arrangement including: a chip including at least one electrically conductive contact; a passivation material formed over the at least one electrically conductive contact; an encapsulation material formed over the passivation material; one or more holes formed through the encapsulation material and the passivation material, wherein the passivation material at least partially surrounds the one or more holes; and electrically conductive material provided within the one or more holes, wherein the electrically conductive material is electrically connected to the at least one electrically conductive contact.Type: ApplicationFiled: June 20, 2012Publication date: December 26, 2013Applicant: INFINEON TECHNOLOGIES AGInventors: Thorsten Scharf, Boris Plikat, Henrik Ewe, Anton Prueckl, Stefan Landau
-
Publication number: 20130328213Abstract: One aspect is a device including a carrier comprising a first conducting layer, a first insulating layer over the first conducting layer, and at least one first through-connection from a first face of the first insulating layer to a second face of the first insulating layer. A semiconductor chip is attached to the carrier and a second insulating layer is over the carrier and the semiconductor chip. A metal layer is over the second insulating layer. A second through-connection is through the second insulating layer electrically coupling the semiconductor chip to the metal layer. A third through-connection is through the second insulating layer electrically coupling the carrier to the metal layer.Type: ApplicationFiled: August 13, 2013Publication date: December 12, 2013Applicant: Infineon Technologies AGInventors: Ralf Otremba, Henrik Ewe, Klaus Schiess, Manfred Mengel
-
Publication number: 20130277704Abstract: A method and a system for a reliable LED semiconductor device are provided. In one embodiment, the device comprises a carrier, a light emitting diode disposed on the carrier, an encapsulating material disposed over the light emitting diode and the carrier, at least one through connection formed in the encapsulating material, and a metallization layer disposed and structured over the at least one through connection.Type: ApplicationFiled: June 18, 2013Publication date: October 24, 2013Inventors: Andreas Eder, Henrik Ewe, Stefan Landau, Joachim Mahler
-
Patent number: 8507320Abstract: One aspect is a method including providing a carrier having a first conducting layer, a first insulating layer over the first conducting layer, and at least one through-connection from a first face of the first insulating layer to a second face of the first insulating layer; attaching at least two semiconductor chips to the carrier; applying a second insulating layer over the carrier; opening the second insulating layer until the carrier is exposed; depositing a metal layer over the opened second insulating layer; and separating the at least two semiconductor chips after depositing the metal layer.Type: GrantFiled: March 18, 2008Date of Patent: August 13, 2013Assignee: Infineon Technologies AGInventors: Ralf Otremba, Henrik Ewe, Klaus Schiess, Manfred Mengel
-
Publication number: 20120267774Abstract: One aspect is a method of manufacturing a semiconductor device and semiconductor device. One embodiment provides a plurality of modules. Each of the modules includes a carrier and at least one semiconductor chip attached to the carrier. A dielectric layer is applied to the modules to form a workpiece. The dielectric layer is structured to open at least one of the semiconductor chips. The workpiece is singulated to obtain a plurality of devices.Type: ApplicationFiled: June 14, 2012Publication date: October 25, 2012Applicant: INFINEON TECHNOLOGIES AGInventors: Henrik Ewe, Joachim Mahler, Anton Prueckl
-
Publication number: 20120187565Abstract: A device includes a first semiconductor chip with a first contact pad on a first face and a second semiconductor chip with a first contact pad on a first face. The second semiconductor chip is placed over the first semiconductor chip, wherein the first face of the first semiconductor chip faces the first face of the second semiconductor chip. Exactly one layer of an electrically conductive material is arranged between the first semiconductor chip and the second semiconductor chip. The exactly one layer of an electrically conductive material electrically couples the first contact pad of the first semiconductor chip to the first contact pad of the second semiconductor chip.Type: ApplicationFiled: January 25, 2011Publication date: July 26, 2012Inventors: Henrik Ewe, Joachim Mahler, Anton Prueckl, Stefan Landau