Patents by Inventor Hidehiko Akasaki
Hidehiko Akasaki has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 6166433Abstract: The semiconductor device includes a semiconductor chip, an FPC tape for mounting the semiconductor chip thereto, a mold resin for protecting the semiconductor chip, and metal balls provided on the FPC tape for connecting the semiconductor chip to a circuit board. The mold resin has the glass transition temperature not lower than 200.degree. C., the coefficient of linear expansion in the range from 13 to 18 ppm/.degree. C., and Young's modulus in the range from 1500 to 3000 kg/mm.sup.2, whereby warpage of the semiconductor device is mitigated. The semiconductor device can also include a buffer layer. The semiconductor device can be manufactured by collectively molding a plurality of semiconductor chips mounted to the FPC tape and by cutting the molded article into individual semiconductor packages.Type: GrantFiled: December 24, 1998Date of Patent: December 26, 2000Assignee: Fujitsu LimitedInventors: Akira Takashima, Hidehiko Akasaki, Haruo Kojima, Fumihiko Taniguchi, Kazunari Kosakai, Koji Honna, Toshihisa Higashiyama
-
Patent number: 6063640Abstract: A semiconductor wafer testing method includes a pre-test step for forming a temporary test film on a surface of a semiconductor wafer, a test step for testing the semiconductor wafer by applying a probe to the temporary test film and a post-test step for exfoliating the temporary test film from the surface of the semiconductor wafer. The temporary test film includes test electrode groups each provided with a plurality of regularly arranged test electrodes, and wiring patterns for electrically connecting the test electrodes with corresponding ones of semiconductor unit electrodes in respective semiconductor units on the semiconductor wafer. Probe pins of said probe are arranged so as to be aligned with corresponding ones of the test electrodes of the respective test electrode groups.Type: GrantFiled: February 25, 1998Date of Patent: May 16, 2000Assignee: Fujitsu LimitedInventors: Masataka Mizukoshi, Hidehiko Akasaki, Masao Nakano, Yasuhiro Fujii, Shinnosuke Kamata, Makoto Yanagisawa, Yasurou Matsuzaki, Toyonobu Yamada, Masami Matsuoka, Hiroyoshi Tomita
-
Patent number: 5861670Abstract: An integrated circuits package or a chip carrier having an integrated circuits chip sealed therein comprises layers of ceramic substrates, and terminal steps which are connected to inner pads in contact with the integrated circuits chip and which are provided on the bottom surface of at least one layer of the package, preferably the lowermost layer. The terminal steps are provided in a lattice arrangement, with so many rows of terminal steps as equals the number of terminal steps in one row, thus enabling connection of all of the terminals of the chip to outside wirings, such as wirings of a mother board.Type: GrantFiled: May 21, 1996Date of Patent: January 19, 1999Assignee: Fujitsu LimitedInventor: Hidehiko Akasaki
-
Patent number: 4737884Abstract: A semiconductor device module includes a package and a holder, the package includes, for example, a central processing unit, and the holder accommodates a removable leadless chip carrier. The holder comprising contact leads connected to electrode pads of the package. The leadless chip carrier also includes, for example, an erasable programmable read only memory, whereby the leadless chip carrier can be easily removed from the holder, resulting in easily writing into the erasable programmable read only memory or easy replacement of the leadless chip carrier.Type: GrantFiled: June 24, 1987Date of Patent: April 12, 1988Assignee: Fujitsu LimitedInventors: Kensaku Wada, Hidehiko Akasaki
-
Patent number: 4710250Abstract: A package for a semiconductor device comprising three laminated ceramic sheets: a first sheet provided with a chip stage on the upper surface thereof, a second sheet provided with a first chip-inserting window for exposing the surface of the chip stage and provided with an internal conductor pattern formed at least on the upper surface thereof; and a third sheet provided with a second window for exposing the first chip-inserting window and for exposing a wire-bonding area located adjacent to the periphery of the first chip-inserting window, characterized in that marks for recognizing the location of the first chip-inserting window are essentially aligned, this alignment being effected in that the first chip-inserting window and marks for recognizing the location of the first chip-inserting window are simultaneously formed with the same mold, the marks for recognizing the location of the first chip-inserting window being formed in the wire-bonding area of the second green sheet.Type: GrantFiled: February 11, 1986Date of Patent: December 1, 1987Assignee: Fujitsu LimitedInventors: Haruo Kojima, Hidehiko Akasaki
-
Patent number: 4689658Abstract: A modular semiconductor device for use as a memory or used in logic circuit electronic equipment, includes a plurality of IC chips mounted on one or both sides of a printed circuit substrate. The IC chips are grouped into at least two groups which are selectively operated. The IC chips in one group are arranged alternately with the IC chips in the order group to provide a substantially uniform temperature distribution, over the substrate, of heat build-up in the substrate due to activation of the IC chips.Type: GrantFiled: September 27, 1983Date of Patent: August 25, 1987Assignee: Fujitsu LimitedInventors: Hidehiko Akasaki, Kiyoshi Miyasaka
-
Semiconductor device including leadless packages and a base plate for mounting the leadless packages
Patent number: 4682207Abstract: A semiconductor device includes a plurality of leadless packages and a base plate for mounting the leadless packages. The leadless packages include a semiconductor chip housed therein and a plurality of electrodes formed on the surface thereof. The base plate has conductor patterns formed on both of two main surfaces thereof, and the electrodes of each leadless package are soldered to the conductor patterns. The base plate also has a plurality of lead pins which project from one edge thereof in parallel with the main surface.Type: GrantFiled: October 3, 1986Date of Patent: July 21, 1987Assignee: Fujitsu LimitedInventors: Hidehiko Akasaki, Takehisa Tsujimura -
Patent number: 4539622Abstract: A hybrid integrated circuit device comprising in combination, a semiconductor integrated circuit element (1) and a film resistor pattern (7). The film resistor pattern is formed on the outer surface of a base (6) which is mounted on a multilayer ceramic package (2) which incorporates the element (1). In this assembled and operated hybrid device, function trimming of the film resistor pattern can be carried out by using a computer and testing is easier than is capable with prior art devices.Type: GrantFiled: October 25, 1984Date of Patent: September 3, 1985Assignee: Fujitsu LimitedInventor: Hidehiko Akasaki
-
Patent number: 4458291Abstract: A package for enclosing semiconductor elements having side surfaces at which cross sections of conductive wires for receiving a voltage to effect electric plating are exposed. The side surfaces are provided with a static electricity-preventing device, such recesses formed in the side surfaces, insulating films formed on the side surfaces or removable frames positioned on the side surfaces, so that a high voltage due to static electricity from an exterior source is not applied to the conductive wires.Type: GrantFiled: July 20, 1982Date of Patent: July 3, 1984Assignee: Fujitsu LimitedInventors: Mamoru Yanagisawa, Hidehiko Akasaki, Hideji Aoki
-
Patent number: D276719Type: GrantFiled: July 12, 1982Date of Patent: December 11, 1984Assignee: Fujitsu LimitedInventors: Masahiro Sugimoto, Hidehiko Akasaki, Tetsushi Wakabayashi