Patents by Inventor Hideyuki Nosaka
Hideyuki Nosaka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240136990Abstract: A distributed circuit includes: a first transmission line that has an input end to which an input signal is input; a second transmission line that has an output end from which an output signal is output; a plurality of unit cells that are disposed along the first and second transmission lines, the input terminals of the unit cells being connected to the first transmission line, the output terminals of the unit cells being connected to the second transmission line; two input termination resistors connected in parallel to an end of the first transmission line; and two output termination resistors connected in parallel to an end of the second transmission line. In the distributed circuit, at least one input termination resistor is a temperature-gradient resistor, and voltages at the two input termination resistors are changed symmetrically.Type: ApplicationFiled: February 22, 2021Publication date: April 25, 2024Inventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka
-
Publication number: 20240130046Abstract: A capacitor includes a pair of facing stacked electrodes connected to an electrical wiring from the outside. The stacked electrode includes a plurality of wiring layers and a via layer between the wiring layers. The stacked electrode includes combs and a comb connection portion connected to base ends of the combs. A dielectric is provided between one stacked electrode and the other stacked electrode. The comb of the other stacked electrode is disposed between the combs of the one stacked electrode.Type: ApplicationFiled: February 22, 2021Publication date: April 18, 2024Inventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka
-
Publication number: 20240120883Abstract: A voltage-controlled oscillator includes a first unit cell, a second unit cell that is connected in parallel to the first unit cell via transmission lines, a compensation unit cell that is connected in parallel with the first unit cell and the second unit cell between the first unit cell and the second unit cell, and an input termination resistor that is connected to a power supply voltage terminal of each of the first unit cell, the second unit cell, and the compensation unit cell. Symmetrical voltages are supplied to the first unit cell and the second unit cell, and the compensation unit cell compensates for a gain by the first unit cell or the second unit cell.Type: ApplicationFiled: February 18, 2021Publication date: April 11, 2024Inventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka
-
Patent number: 11942913Abstract: A gain adjustment unit constituted by a distribution switch having a control terminal is provided in an input unit of an amplifier circuit. One end of a coupler is connected to an output line of the amplifier circuit, another end of the coupler is connected to an anode of a diode, and a monitor terminal is connected via a low-pass filter to a cathode of the diode. The anode of the diode is unbiased.Type: GrantFiled: February 27, 2019Date of Patent: March 26, 2024Assignee: Nippon Telegraph and Telephone CorporationInventors: Hiroshi Hamada, Hideyuki Nosaka
-
Publication number: 20240080006Abstract: An embodiment differential amplifier circuit includes an amplifier section including differential pair transistors to which a differential signal is input and a tail current circuit made up of a short stub provided between a ground terminal of the amplifier section and a ground. In an embodiment, an electrical length of the short stub is shorter than a quarter wavelength of an operation frequency of the differential amplifier circuit.Type: ApplicationFiled: February 12, 2021Publication date: March 7, 2024Inventors: Hiroshi Hamada, Hideyuki Nosaka
-
Publication number: 20240072733Abstract: A unit amplifier has first and second transistors, which are cascode-connected, and a first variable resistance circuit. A base terminal or a gate terminal of the first transistor is connected to a cell input terminal, a collector terminal or a drain terminal of the second transistor is connected to a cell output terminal, an emitter terminal or a source terminal of the second transistor is connected to a collector terminal or a drain terminal of the first transistor, and one end of the first variable resistance circuit is connected to a connecting point of the first and second transistors.Type: ApplicationFiled: December 17, 2020Publication date: February 29, 2024Inventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka
-
Publication number: 20240056029Abstract: A voltage setting circuit includes a frequency comparator that compares the oscillation frequencies of a first distributed voltage-controlled oscillator and a second distributed voltage-controlled oscillator and a frequency determination circuit that determines the levels of the oscillation frequencies of the first distributed voltage-controlled oscillator and the second distributed voltage-controlled oscillator. The bias to be supplied to the first distributed voltage-controlled oscillator and the bias to be supplied to the second distributed voltage-controlled oscillator are determined in accordance with a result of the determination. The bias at a time when the levels of the oscillation frequencies are reversed is determined to be the optimum bias, and the optimum bias is supplied to the core circuit.Type: ApplicationFiled: February 18, 2021Publication date: February 15, 2024Inventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka
-
Patent number: 11888495Abstract: An analog demultiplexer circuit includes a clock distribution circuit that outputs clock signals (CK1P and CK1N) and clock signals (CK2P and CK2N) complementary thereto, a track-and-hold circuit that holds analog input signals (VINP and VINN) in synchronization with the clock signals (CK1P and CK1N), and a track-and-hold circuit that holds the analog input signals (VINP and VINN) in synchronization with the clock signals (CK2P and CK2N).Type: GrantFiled: October 23, 2019Date of Patent: January 30, 2024Assignee: Nippon Telegraph and Telephone CorporationInventors: Munehiko Nagatani, Teruo Jo, Hiroshi Yamazaki, Hideyuki Nosaka
-
Publication number: 20240030933Abstract: A delta sigma modulator includes: an integrator that integrates differences between input signals and output signals of the delta sigma modulator; and a clocked comparator that outputs the output signals that are results of comparison between an output of the integrator and a threshold, at a timing synchronized with a clock signal. The integrator includes an operational amplifier, input resistors, feedback capacitors, and compensation inductors.Type: ApplicationFiled: September 15, 2020Publication date: January 25, 2024Inventors: Naoki Terao, Munehiko Nagatani, Hideyuki Nosaka
-
Patent number: 11879718Abstract: In an embodiment, an edge extraction method includes: emitting, toward an object, an electromagnetic wave polarized only in one direction perpendicular to a propagation direction; receiving a transmitted electromagnetic wave that has been transmitted through the object, using a receiving antenna; calculating an intensity in the propagation direction of the transmitted electromagnetic wave based on an intensity of the transmitted electromagnetic wave received by the receiving antenna; and obtaining a spatial distribution of the intensity in the propagation direction of the transmitted electromagnetic wave.Type: GrantFiled: May 21, 2019Date of Patent: January 23, 2024Assignee: Nippon Telegraph and Telephone CorporationInventors: Teruo Jo, Hiroshi Hamada, Hideyuki Nosaka
-
Publication number: 20240007120Abstract: A time interleaved ADC includes sub-ADCs that sample an analog input signal at a timing synchronized with a clock signal to convert the analog input signal into a digital output signal, delay circuits that apply a time difference to the analog input signal such that the analog input signal is input to each of the sub-ADCs with a delay of a first delay time in an arrangement order of the sub-ADCs, and delay circuits that apply a time difference to the clock signal such that the clock signal is input to each of the sub-ADCs with a delay of a second delay time in the arrangement order of the sub-ADCs.Type: ApplicationFiled: November 27, 2020Publication date: January 4, 2024Inventors: Naoki Terao, Munehiko Nagatani, Hideyuki Nosaka
-
Publication number: 20230410785Abstract: A sound wave generator is configured to generate ultrasonic waves having a predetermined frequency that chases away vermin. The sound wave generator includes a power supply, a switch, an oscillation circuit, and a speaker. The power supply includes a battery that is a DC power supply and outputs DC power for generating sound waves. The switch is operated by a user of the sound wave generator to switch between supply and non-supply of power from the power supply to the oscillation circuit. When the switch is turned on, the oscillation circuit operates with DC power output from the power supply and oscillates an electrical signal having a predetermined frequency. An organic transistor is used in the oscillation circuit. The speaker converts the electrical signal oscillated by the oscillation circuit into sound waves and outputs the sound waves.Type: ApplicationFiled: December 2, 2020Publication date: December 21, 2023Inventors: Naoki Miura, Hiroaki Taguchi, Hideyuki Nosaka, Takeshi Komatsu
-
Patent number: 11830560Abstract: A track-and-hold circuit includes: a transistor, in which a base is connected to a signal input terminal, a power supply voltage is applied to a collector, and an emitter is connected to a first signal output terminal; a transistor in which a base is connected to the signal input terminal, the power supply voltage is applied to a collector, and an emitter is connected to a second signal output terminal; capacitors; a constant current source; and a switch circuit alternately turning the transistors to an ON state in response to differential clock signals.Type: GrantFiled: January 28, 2020Date of Patent: November 28, 2023Assignee: Nippon Telegraph and Telephone CorporationInventors: Naoki Terao, Munehiko Nagatani, Hideyuki Nosaka
-
Patent number: 11824551Abstract: Bias adjusting circuits (1_(2k-1), 1_2k) (where k is an integer equal to or greater than 1 and equal to or less than N, and N is an integer equal to or more than 2) adjust DC bias voltage of at least one of clock signals such that a duty ratio, which is a ratio between a period in which a clock signal is High as to a clock signal and a period in which the clock signal is Low thereasto, becomes (2N?2k+1):(2k?1). Sampling circuits switch between a track mode in which an output signal tracks an input signal, and a hold mode in which a value of the input signal at a timing of switching from the track mode to the hold mode is held and output, in accordance with clock signals output from the bias adjusting circuits (2_1 to 2_2N).Type: GrantFiled: April 7, 2020Date of Patent: November 21, 2023Assignee: Nippon Telegraph and Telephone CorporationInventors: Naoki Terao, Munehiko Nagatani, Hideyuki Nosaka
-
Publication number: 20230369780Abstract: A patch conductor has a hexagonal shape as a whole in a plan view in which both corners of one side of a rectangle are obliquely cut off, and a connection portion located at a center of the side is connected to a feed line. In this way, an inclined portion inclined with respect to a direction X is formed between the side and a side of the patch conductor, and an inclined portion inclined with respect to the direction X is formed between the side and a side. This makes it possible to significantly improve directivity and gain and obtain a wideband radiation characteristic.Type: ApplicationFiled: September 29, 2020Publication date: November 16, 2023Inventors: Go Itami, Hiroshi Hamada, Hideyuki Nosaka
-
Publication number: 20230336185Abstract: An analog demultiplexer circuit includes a clock distribution circuit that outputs clock signals (CK1P and CK1N) and clock signals (CK2P and CK2N) complementary thereto, a track-and-hold circuit that holds analog input signals (VINP and VINN) in synchronization with the clock signals (CK1P and CK1N), and a track-and-hold circuit that holds the analog input signals (VINP and VINN) in synchronization with the clock signals (CK2P and CK2N).Type: ApplicationFiled: October 23, 2019Publication date: October 19, 2023Inventors: Munehiko Nagatani, Teruo Jo, Hiroshi Yamazaki, Hideyuki Nosaka
-
Publication number: 20230299724Abstract: An amplifier circuit comprises a variable degeneration circuit connected to emitter terminals of transistors, and a variable negative capacitance circuit connected to differential output signal terminals. The variable degeneration circuit includes a variable capacitor and a resistor. The variable negative capacitance circuit, which is a variable current source, includes a transistor, a capacitor, and a variable current source. The variable negative capacitance circuit includes transistors, a capacitor, and variable current sources.Type: ApplicationFiled: July 21, 2020Publication date: September 21, 2023Inventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka
-
Patent number: 11764744Abstract: A distributed amplifier includes a first transmission line for input, a second transmission line for output, an input termination resistor connecting a line end of the first transmission line and a power supply voltage, an output termination resistor connecting an input end of the second transmission line and a ground, unit cells having input terminals connected to the first transmission line and output terminals connected to the second transmission line, and a bias tee configured to supply a bias voltage to an input transistor of each of the unit cells. An emitter or source resistor of the input transistor of each of the unit cells is set to a different resistance value from each other in order for a collector or drain current flowing through the input transistor of each of the unit cells to have a uniform value.Type: GrantFiled: March 13, 2020Date of Patent: September 19, 2023Assignee: Nippon Telegraph and Telephone CorporationInventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka
-
Patent number: 11764800Abstract: A switched emitter follower circuit is constituted by a transistor in which a base is connected to a signal input terminal, a power voltage is applied to a collector, and an emitter is connected to a signal output terminal, a capacitor in which one end is connected to the collector of the transistor, and the other end is connected to the emitter of the transistor, and a Gilbert-cell type multiplication circuit in which a positive-phase clock output terminal is connected to the emitter of the transistor, a negative-phase clock output terminal is connected to the base of the transistor, and a multiplication result of a differential clock signal and a differential clock signal input from an outside is output to the positive-phase clock output terminal and the negative-phase clock output terminal.Type: GrantFiled: April 9, 2020Date of Patent: September 19, 2023Assignee: Nippon Telegraph and Telephone CorporationInventors: Naoki Terao, Munehiko Nagatani, Hideyuki Nosaka
-
Publication number: 20230288735Abstract: An embodiment includes an output circuit with transistors and a withstand voltage protection circuit. The withstand voltage protection circuit includes resistors connected between an output signal terminal on the positive phase side and an output signal terminal on the negative phase side. A switch includes an NMOS transistor having a gate terminal connected to the connection point of the resistors, a drain terminal connected to the bias voltage, and a source terminal connected to the base terminal of the transistor.Type: ApplicationFiled: July 21, 2020Publication date: September 14, 2023Inventors: Teruo Jo, Munehiko Nagatani, Hideyuki Nosaka