Patents by Inventor Hideyuki Ura
Hideyuki Ura has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10211331Abstract: A semiconductor device includes a first conductivity type first semiconductor region, a second conductivity type second semiconductor region, a second conductivity type third semiconductor region, a first conductivity type fourth semiconductor region, a gate insulating portion, a gate electrode, and first and second electrodes. The first semiconductor region includes first and second portions. The second semiconductor region includes third and fourth portions. The gate electrode is on the gate insulating portion and over the first semiconductor region and a portion of the third semiconductor region. The first electrode is on, and electrically connected to, the fourth semiconductor region. The second electrode is over the first portion, the third portion, and the gate electrode, and spaced from the first electrode.Type: GrantFiled: August 30, 2016Date of Patent: February 19, 2019Assignee: Kabushiki Kaisha ToshibaInventors: Hisao Ichijo, Syotaro Ono, Masahiro Shimura, Hideyuki Ura, Hiroaki Yamashita
-
Patent number: 10103222Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided on a part of the first semiconductor region, a third semiconductor region of the first conductivity type provided on a part of the second semiconductor region, agate electrode, a first electrode, and a conductive portion. The gate electrode is provided on another part of the second semiconductor region via a gate insulating portion. The first electrode is provided on the third semiconductor region and electrically connected to the third semiconductor region. The conductive portion is provided on another part of the first semiconductor region via a first insulating portion and electrically connected to the first electrode, and includes a portion arranged side by side with the gate electrode in a second direction perpendicular to a first direction from the first semiconductor region to the first electrode.Type: GrantFiled: August 30, 2016Date of Patent: October 16, 2018Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Hiroaki Katou, Syotaro Ono, Masahiro Shimura, Hideyuki Ura
-
Publication number: 20170263747Abstract: A semiconductor device includes a first conductivity type first semiconductor region, a second conductivity type second semiconductor region, a second conductivity type third semiconductor region, a first conductivity type fourth semiconductor region, a gate insulating portion, a gate electrode, and first and second electrodes. The first semiconductor region includes first and second portions. The second semiconductor region includes third and fourth portions. The gate electrode is on the gate insulating portion and over the first semiconductor region and a portion of the third semiconductor region. The first electrode is on, and electrically connected to, the fourth semiconductor region. The second electrode is over the first portion, the third portion, and the gate electrode, and spaced from the first electrode.Type: ApplicationFiled: August 30, 2016Publication date: September 14, 2017Inventors: Hisao ICHIJO, Syotaro ONO, Masahiro SHIMURA, Hideyuki URA, Hiroaki YAMASHITA
-
Publication number: 20170207302Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided on a part of the first semiconductor region, a third semiconductor region of the first conductivity type provided on a part of the second semiconductor region, agate electrode, a first electrode, and a conductive portion. The gate electrode is provided on another part of the second semiconductor region via a gate insulating portion. The first electrode is provided on the third semiconductor region and electrically connected to the third semiconductor region. The conductive portion is provided on another part of the first semiconductor region via a first insulating portion and electrically connected to the first electrode, and includes a portion arranged side by side with the gate electrode in a second direction perpendicular to a first direction from the first semiconductor region to the first electrode.Type: ApplicationFiled: August 30, 2016Publication date: July 20, 2017Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hiroaki KATOU, Syotaro ONO, Masahiro SHIMURA, Hideyuki URA
-
Patent number: 9704953Abstract: According to one embodiment, a semiconductor device includes a plurality of first semiconductor regions of a first conductivity type, a plurality of second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the second conductivity type, a fifth semiconductor region of the first conductivity type, and a gate electrode. An impurity concentration of the second conductivity type of the third semiconductor region is higher than an impurity concentration of the second conductivity type of the second semiconductor regions. The fourth semiconductor region is provided on the first semiconductor regions. The gate electrode provided on the fourth semiconductor region with a gate insulation layer interposed. The gate electrode extends in a third direction. The third direction intersects the first direction. The third direction is parallel to a plane including the first direction and the second direction.Type: GrantFiled: August 20, 2015Date of Patent: July 11, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masahiro Shimura
-
Patent number: 9590093Abstract: In general, according to one embodiment, a semiconductor device includes, a first semiconductor region, a plurality of second semiconductor regions, a plurality of third semiconductor regions, a fourth semiconductor region, a fifth semiconductor region, and a gate electrode. The third semiconductor region includes a first portion and a second portion. The first portion is provided between the second semiconductor regions adjacent to each other. An amount of impurity of the second conductivity type in the first portion is greater than an amount of impurity of the first conductivity type in the second semiconductor region contiguous to the first portion. The second portion is arranged with a part of the first semiconductor region. An amount of impurity of the second conductivity type in the second portion is smaller than an amount of impurity of the first conductivity type in the part of the first semiconductor region.Type: GrantFiled: March 9, 2015Date of Patent: March 7, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Hideyuki Ura, Masahiro Shimura, Hiroaki Yamashita
-
Patent number: 9496334Abstract: A semiconductor device according to an embodiment includes a first semiconductor layer of a first conductivity type, second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, a gate electrode, an insulating layer, and a first electrode. The first semiconductor layer includes first semiconductor regions. The second semiconductor regions are provided respectively between the first semiconductor regions. The insulating layer is provided between the gate electrode and the third semiconductor region. The first electrode includes a first portion and a second portion. The first portion is connected to the first semiconductor region. The second portion is provided on the fourth semiconductor region side of the first portion. The first electrode is provided on the first semiconductor region and on the second semiconductor region.Type: GrantFiled: August 14, 2015Date of Patent: November 15, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masahiro Shimura
-
Publication number: 20160276427Abstract: A semiconductor device according to an embodiment includes a first semiconductor layer of a first conductivity type, second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, a gate electrode, an insulating layer, and a first electrode. The first semiconductor layer includes first semiconductor regions. The second semiconductor regions are provided respectively between the first semiconductor regions. The insulating layer is provided between the gate electrode and the third semiconductor region. The first electrode includes a first portion and a second portion. The first portion is connected to the first semiconductor region. The second portion is provided on the fourth semiconductor region side of the first portion. The first electrode is provided on the first semiconductor region and on the second semiconductor region.Type: ApplicationFiled: August 14, 2015Publication date: September 22, 2016Inventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masahiro Shimura
-
Publication number: 20160254379Abstract: According to one embodiment, a semiconductor device includes a plurality of first semiconductor regions of a first conductivity type, a plurality of second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the second conductivity type, a fifth semiconductor region of the first conductivity type, and a gate electrode. An impurity concentration of the second conductivity type of the third semiconductor region is higher than an impurity concentration of the second conductivity type of the second semiconductor regions. The fourth semiconductor region is provided on the first semiconductor regions. The gate electrode provided on the fourth semiconductor region with a gate insulation layer interposed. The gate electrode extends in a third direction. The third direction intersects the first direction. The third direction is parallel to a plane including the first direction and the second direction.Type: ApplicationFiled: August 20, 2015Publication date: September 1, 2016Inventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masahiro Shimura
-
Patent number: 9312331Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided in the first semiconductor region, an element region, and a termination region. The element region includes a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, and a gate electrode disposed on a gate insulating layer that extends adjacent the third semiconductor region and the fourth semiconductor region. The termination region surrounds the element region and includes a first electrode, which includes first portions extending in a first direction and second portions extending in a second direction. A plurality of first electrodes are provided on the first semiconductor region and the second semiconductor region. An interval between adjacent first portions in the second direction is less than an interval between adjacent second portions in the first direction.Type: GrantFiled: March 3, 2015Date of Patent: April 12, 2016Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masaru Izumisawa
-
Publication number: 20160079351Abstract: A semiconductor device includes a first semiconductor region of a first conductivity type, a second semiconductor region of a second conductivity type provided in the first semiconductor region, an element region, and a termination region. The element region includes a third semiconductor region of the second conductivity type, a fourth semiconductor region of the first conductivity type, and a gate electrode disposed on a gate insulating layer that extends adjacent the third semiconductor region and the fourth semiconductor region. The termination region surrounds the element region and includes a first electrode, which includes first portions extending in a first direction and second portions extending in a second direction. A plurality of first electrodes are provided on the first semiconductor region and the second semiconductor region. An interval between adjacent first portions in the second direction is less than an interval between adjacent second portions in the first direction.Type: ApplicationFiled: March 3, 2015Publication date: March 17, 2016Inventors: Hiroaki YAMASHITA, Syotaro ONO, Hideyuki URA, Masaru IZUMISAWA
-
Publication number: 20160035879Abstract: In general, according to one embodiment, a semiconductor device includes, a first semiconductor region, a plurality of second semiconductor regions, a plurality of third semiconductor regions, a fourth semiconductor region, a fifth semiconductor region, and a gate electrode. The third semiconductor region includes a first portion and a second portion. The first portion is provided between the second semiconductor regions adjacent to each other. An amount of impurity of the second conductivity type in the first portion is greater than an amount of impurity of the first conductivity type in the second semiconductor region contiguous to the first portion. The second portion is arranged with a part of the first semiconductor region. An amount of impurity of the second conductivity type in the second portion is smaller than an amount of impurity of the first conductivity type in the part of the first semiconductor region.Type: ApplicationFiled: March 9, 2015Publication date: February 4, 2016Inventors: Syotaro Ono, Hideyuki Ura, Masahiro Shimura, Hiroaki Yamashita
-
Patent number: 9142627Abstract: A semiconductor device includes a first layer of a first conductivity type between a first and a second electrode. A second layer of the first conductivity type is between the first layer and the second electrode. A pair of third layers of a second conductivity type has a first portion in the first layer and a second portion contacting the second layer. A fourth layer is between the second layer and the second electrode and between the third layers and the second electrode. A fifth layer is between the fourth layer and the second electrode. A third electrode is adjacent to the second layer via a first insulating film. A fourth electrode is between the second electrode and the third electrode and adjacent to the fourth semiconductor layer via a second insulating film. The second insulating film is thinner than the first insulating film.Type: GrantFiled: August 29, 2014Date of Patent: September 22, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Masaru Izumisawa, Hideyuki Ura, Hiroaki Yamashita
-
Publication number: 20150200248Abstract: A semiconductor device includes a first layer of a first conductivity type between a first and a second electrode. A second layer of the first conductivity type is between the first layer and the second electrode. A pair of third layers of a second conductivity type has a first portion in the first layer and a second portion contacting the second layer. A fourth layer is between the second layer and the second electrode and between the third layers and the second electrode. A fifth layer is between the fourth layer and the second electrode. A third electrode is adjacent to the second layer via a first insulating film. A fourth electrode is between the second electrode and the third electrode and adjacent to the fourth semiconductor layer via a second insulating film. The second insulating film is thinner than the first insulating film.Type: ApplicationFiled: August 29, 2014Publication date: July 16, 2015Inventors: Syotaro ONO, Masaru IZUMISAWA, Hideyuki URA, Hiroaki YAMASHITA
-
Publication number: 20150014826Abstract: According to one embodiment, a semiconductor device includes a second electrode opposite to a first electrode, a first semiconductor layer provided above the first electrode, the first semiconductor layer having first semiconductor regions of a first conductivity type alternating with second semiconductor regions of a second conductivity type in a direction generally parallel to the first electrode A second semiconductor layer of the second conductivity type is provided on the first semiconductor layer Third extend into the first semiconductor layer from the second semiconductor layer. At least one first semiconductor region includes a first portion containing hydrogen ions and a second portion between the first portion and the second semiconductor layer that has a dopant concentration lower than that of the first portion.Type: ApplicationFiled: February 24, 2014Publication date: January 15, 2015Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hideyuki URA, Hiroaki YAMASHITA, Syotaro ONO, Masaru IZUMISAWA
-
Patent number: 8299523Abstract: In general, according to one embodiment, a semiconductor device includes a first electrode, a first and a second semiconductor layer of a first conductivity type, a third semiconductor layer of a second conductivity type, a fourth semiconductor layer of the first conductivity type in this order. A device region includes a gate electrode inside a first trench. A second trench having a ring-shaped structure forms a first region penetrating through the fourth and third semiconductor layers to the second semiconductor layer and including the device region inside and a second region surrounding the first region outside. A first opening is provided between adjacent ones of the first trenches. A second opening having a wider width than the first opening is provided in the first region outside the device region. A second electrode is electrically connected to the third and fourth semiconductor layers through the first and second openings.Type: GrantFiled: August 1, 2011Date of Patent: October 30, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Kouta Tomita, Noboru Matsuda, Hideyuki Ura
-
Patent number: 8269272Abstract: According to one embodiment, a semiconductor device includes a first semiconductor layer of a first conductivity type, a second semiconductor layer, a third semiconductor layer, a fourth semiconductor layer, first trenches, a second trench, an insulating film, a gate electrode, a first main electrode, a second main electrode, a channel stopper layer and a channel stopper electrode. The second semiconductor layer of the first conductivity type is provided on the first semiconductor layer. The third semiconductor layer of a second conductivity type is provided on the second semiconductor layer. The fourth semiconductor layer of the first conductivity type is provided on the third semiconductor layer. The gate electrode is provided in the first trenches via the insulating film. The first main electrode is provided on the first semiconductor layer. The second main electrode is provided to contact the element part. The channel stopper electrode is provided on the termination part.Type: GrantFiled: September 20, 2010Date of Patent: September 18, 2012Assignee: Kabushiki Kaisha ToshibaInventors: Kouta Tomita, Noboru Matsuda, Hideyuki Ura
-
Publication number: 20120025306Abstract: In general, according to one embodiment, a semiconductor device includes a first electrode, a first and a second semiconductor layer of a first conductivity type, a third semiconductor layer of a second conductivity type, a fourth semiconductor layer of the first conductivity type in this order. A device region includes a gate electrode inside a first trench. A second trench having a ring-shaped structure forms a first region penetrating through the fourth and third semiconductor layers to the second semiconductor layer and including the device region inside and a second region surrounding the first region outside. A first opening is provided between adjacent ones of the first trenches. A second opening having a wider width than the first opening is provided in the first region outside the device region. A second electrode is electrically connected to the third and fourth semiconductor layers through the first and second openings.Type: ApplicationFiled: August 1, 2011Publication date: February 2, 2012Applicant: Kabushiki Kaisha ToshibaInventors: Kouta TOMITA, Noboru MATSUDA, Hideyuki URA
-
Publication number: 20110140197Abstract: According to one embodiment, a semiconductor device includes a first semiconductor layer of a first conductivity type, a second semiconductor layer, a third semiconductor layer, a fourth semiconductor layer, first trenches, a second trench, an insulating film, a gate electrode, a first main electrode, a second main electrode, a channel stopper layer and a channel stopper electrode. The second semiconductor layer of the first conductivity type is provided on the first semiconductor layer. The third semiconductor layer of a second conductivity type is provided on the second semiconductor layer. The fourth semiconductor layer of the first conductivity type is provided on the third semiconductor layer. The gate electrode is provided in the first trenches via the insulating film. The first main electrode is provided on the first semiconductor layer. The second main electrode is provided to contact the element part. The channel stopper electrode is provided on the termination part.Type: ApplicationFiled: September 20, 2010Publication date: June 16, 2011Applicant: Kabushiki Kaisha ToshibaInventors: Kouta Tomita, Noboru Matsuda, Hideyuki Ura
-
Patent number: RE48259Abstract: In general, according to one embodiment, a semiconductor device includes a first electrode, a first and a second semiconductor layer of a first conductivity type, a third semiconductor layer of a second conductivity type, a fourth semiconductor layer of the first conductivity type in this order. A device region includes a gate electrode inside a first trench. A second trench having a ring-shaped structure forms a first region penetrating through the fourth and third semiconductor layers to the second semiconductor layer and including the device region inside and a second region surrounding the first region outside. A first opening is provided between adjacent ones of the first trenches. A second opening having a wider width than the first opening is provided in the first region outside the device region. A second electrode is electrically connected to the third and fourth semiconductor layers through the first and second openings.Type: GrantFiled: October 29, 2014Date of Patent: October 13, 2020Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Kouta Tomita, Noboru Matsuda, Hideyuki Ura