Patents by Inventor Himanshu Kukreja
Himanshu Kukreja has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11047909Abstract: Systems, methods, and circuitries are disclosed to test an inter-domain device that is positioned in a signal path between a first output wrapper device in a first module and a first input wrapper device in a second module. In one example, a testing system includes an output scan chain that includes the first output wrapper device and an input scan chain that includes the first input wrapper device. A controller is configured to: provide an output scan enable signal to the output scan chain to cause test data to be stored in the first output wrapper device; capture, with the first input wrapper device, inter-domain device data output; provide an input scan enable signal to the input scan chain to cause the inter-domain device data to be output by an output scan chain serial output; and determine whether the inter-domain device data indicates that the inter-domain device is defective.Type: GrantFiled: February 21, 2019Date of Patent: June 29, 2021Assignee: MaxLinear, Inc.Inventors: Himanshu Kukreja, Shakil Ahmad
-
Publication number: 20200132762Abstract: Systems, methods, and circuitries are disclosed to test an inter-domain device that is positioned in a signal path between a first output wrapper device in a first module and a first input wrapper device in a second module. In one example, a testing system includes an output scan chain that includes the first output wrapper device and an input scan chain that includes the first input wrapper device. A controller is configured to: provide an output scan enable signal to the output scan chain to cause test data to be stored in the first output wrapper device; capture, with the first input wrapper device, inter-domain device data output; provide an input scan enable signal to the input scan chain to cause the inter-domain device data to be output by an output scan chain serial output; and determine whether the inter-domain device data indicates that the inter-domain device is defective.Type: ApplicationFiled: February 21, 2019Publication date: April 30, 2020Inventors: Himanshu Kukreja, Shakil Ahmad
-
Patent number: 10120026Abstract: A chip is provided that includes an integrated circuit including a plurality of logic elements, wherein the plurality of logic elements is configured to form, in a test mode, a plurality of scan chains. The chip further includes an on-chip signal generator connected with the integrated circuit and configured to provide, in the test mode, a test pattern signal to the plurality of scan chains.Type: GrantFiled: October 6, 2016Date of Patent: November 6, 2018Assignee: Lantiq Beteiligungs-GmbH & Co. KGInventors: Himanshu Kukreja, Shakil Ahmad
-
Patent number: 10032723Abstract: Version circuitry for use with a semiconductor chip having multiple layers includes multiple status bits. The versioning circuitry includes, for each status bit, gate circuitry, first selector circuitry in a first layer, and second selector circuitry in a second layer. The gate circuitry generates a value for the status bit based at least on a first input and a second input. The first selector circuitry is coupled to the gate circuitry and is configured to select a value for the first input. The second selector circuitry is coupled to the gate circuitry and is configured to select a value for the second input. The gate circuitry generates a default value for the status bit when the first input and the second input each have a default value and generates an opposite value for the status bit when either the first input or the second input has an opposite value.Type: GrantFiled: November 30, 2016Date of Patent: July 24, 2018Assignee: Intel CorporationInventors: Karthik Tammanur Ranganathan, Jau Soon Chee, Himanshu Kukreja
-
Publication number: 20180151506Abstract: Version circuitry for use with a semiconductor chip having multiple layers includes multiple status bits. The versioning circuitry includes, for each status bit, gate circuitry, first selector circuitry in a first layer, and second selector circuitry in a second layer. The gate circuitry generates a value for the status bit based at least on a first input and a second input. The first selector circuitry is coupled to the gate circuitry and is configured to select a value for the first input. The second selector circuitry is coupled to the gate circuitry and is configured to select a value for the second input. The gate circuitry generates a default value for the status bit when the first input and the second input each have a default value and generates an opposite value for the status bit when either the first input or the second input has an opposite value.Type: ApplicationFiled: November 30, 2016Publication date: May 31, 2018Inventors: Karthik Tammanur Ranganathan, Jau Soon Chee, Himanshu Kukreja
-
Publication number: 20170102431Abstract: A chip is provided that includes an integrated circuit including a plurality of logic elements, wherein the plurality of logic elements is configured to form, in a test mode, a plurality of scan chains. The chip further includes an on-chip signal generator connected with the integrated circuit and configured to provide, in the test mode, a test pattern signal to the plurality of scan chains.Type: ApplicationFiled: October 6, 2016Publication date: April 13, 2017Inventors: Himanshu Kukreja, Shakil Ahmad
-
Patent number: 8832510Abstract: A circuit for reducing peak power during transition fault testing of an integrated circuit (IC) includes a programmable register that receives scan shift and SDI (scan data in) signals. Input and output ports of the programmable register are connected together. A multiplexer is provided that has a first input port that is maintained asserted, and a second input port connected to the output port of the programmable register. A scan shift signal, which remains asserted during a scan shift operation and de-asserted during a scan capture operation, is provided at a select input port of the multiplexer. The output of the multiplexer is provided as an input to a clock gating cell. The clock gating cell selectively provides the clock signal to the scan-chain flip-flops in the IC based on the scan shift signal and a functional enable signal, and reduces peak power during transition fault testing.Type: GrantFiled: October 8, 2011Date of Patent: September 9, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Himanshu Kukreja, Deepak Agrawal
-
Patent number: 8689068Abstract: An integrated circuit (IC) having a low leakage current mode of operation has a number of modules for running respective applications. The modules have respective cells and respective test scan chain elements. The IC also has a controller for configuring an active module to operate in a functional mode and a selected inactive module to operate in a low leakage current mode. Configuring the selected inactive module to operate in low leakage current mode includes enabling scan mode of the selected inactive module, and applying a low leakage vector of input signals from the controller to the cells of the inactive module using the scan chain. Functional data outputs of the inactive module are disabled during low leakage current mode. In the meantime, the active modules continue to operate in the functional mode.Type: GrantFiled: November 28, 2011Date of Patent: April 1, 2014Assignee: Freescale Semiconductor, Inc.Inventors: Siddhartha Jain, Himanshu Goel, Himanshu Kukreja
-
Patent number: 8504886Abstract: A system and method for scan partitioning for testing an embedded logic circuit in an integrated circuit (IC) device is provided. One or more scan partitions in the embedded logic circuit are identified. Each scan partition includes one or more scan chains of scan registers. One or more interacting registers connecting scan registers of a first scan partition and scan registers of a second scan partition are identified and combined to form an interacting scan chain. The embedded logic circuit is tested by selectively activating the scan chains of the first and second scan partitions and the interacting scan chain.Type: GrantFiled: July 27, 2011Date of Patent: August 6, 2013Assignee: Freescale Semiconductor, Inc.Inventors: Himanshu Kukreja, Deepak Agrawal
-
Publication number: 20130139013Abstract: An integrated circuit (IC) having a low leakage current mode of operation has a number of modules for running respective applications. The modules have respective cells and respective test scan chain elements. The IC also has a controller for configuring an active module to operate in a functional mode and a selected inactive module to operate in a low leakage current mode. Configuring the selected inactive module to operate in low leakage current mode includes enabling scan mode of the selected inactive module, and applying a low leakage vector of input signals from the controller to the cells of the inactive module using the scan chain. Functional data outputs of the inactive module are disabled during low leakage current mode. In the meantime, the active modules continue to operate in the functional mode.Type: ApplicationFiled: November 28, 2011Publication date: May 30, 2013Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Siddhartha JAIN, Himanshu GOEL, Himanshu KUKREJA
-
Publication number: 20130117618Abstract: An integrated circuit includes a set of cells for operation in a functional mode and in a scan testing mode, and a spare cell. The cells are connected in a scan chain with scan data inputs connected to the outputs of preceding cells in the scan chain and respond to assertion of a scan enable signal. A clock gating element applies a functional clock signal to clock inputs of the cells in response to a gating enable signal in functional mode and a test clock signal in response to a test mode signal in scan testing mode. A functional data input of the spare cell latches the gating enable signal during the scan testing mode in response to de-assertion of the scan enable signal. The output of the spare cell is connected to the scan data input of one of the cells in response to the scan enable signal.Type: ApplicationFiled: November 3, 2011Publication date: May 9, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: HIMANSHU KUKREJA, DEEPAK AGRAWAL
-
Publication number: 20130091395Abstract: A circuit for reducing peak power during transition fault testing of an integrated circuit (IC) includes a programmable register that receives scan shift and SDI (scan data in) signals. Input and output ports of the programmable register are connected together. A multiplexer is provided that has a first input port that is maintained asserted, and a second input port connected to the output port of the programmable register. A scan shift signal, which remains asserted during a scan shift operation and de-asserted during a scan capture operation, is provided at a select input port of the multiplexer. The output of the multiplexer is provided as an input to a clock gating cell. The clock gating cell selectively provides the clock signal to the scan-chain flip-flops in the IC based on the scan shift signal and a functional enable signal, and reduces peak power during transition fault testing.Type: ApplicationFiled: October 8, 2011Publication date: April 11, 2013Applicant: FREESCALE SEMICONDUCTOR, INCInventors: HIMANSHU KUKREJA, Deepak Agrawal
-
Publication number: 20130031433Abstract: A system and method for scan partitioning for testing an embedded logic circuit in an integrated circuit (IC) device is provided. One or more scan partitions in the embedded logic circuit are identified. Each scan partition includes one or more scan chains of scan registers. One or more interacting registers connecting scan registers of a first scan partition and scan registers of a second scan partition are identified and combined to form an interacting scan chain. The embedded logic circuit is tested by selectively activating the scan chains of the first and second scan partitions and the interacting scan chain.Type: ApplicationFiled: July 27, 2011Publication date: January 31, 2013Applicant: FREESCALE SEMICONDUCTOR, INC.Inventors: Himanshu KUKREJA, Deepak Agrawal
-
Publication number: 20110179325Abstract: A system for testing input/output pads of an integrated circuit includes boundary scan register chains, a test control unit and a test data processing unit. Input test data is provided to the test control unit, which then provides the test data to the test data processing unit. The test data processing unit processes the test data to obtain processed test data. Thereafter, the processed data is loaded in each of the boundary scan register chains in parallel. The processed test data is propagated sequentially through the plurality of boundary scan register chains to obtain output test data. The output test data is used to detect faults present in the input/output pads of the integrated circuit.Type: ApplicationFiled: January 15, 2010Publication date: July 21, 2011Applicant: FREESCALE SEMICONDUCTOR, INCInventors: Anuj Gupta, Himanshu Kukreja