Patents by Inventor Hiroaki Yamanaka
Hiroaki Yamanaka has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11846317Abstract: In a tapered roller bearing, the surface roughness of at least a rolling surface and a large diameter-side end surface of a tapered roller is 0.02 to 0.17 ?m in protruding mountain portion height Rpk, 0.12 to 0.21 ?m in core portion level difference Rk, and 0.07 to 0.43 ?m in protruding valley portion height Rvk and the average recessed portion area in the fine irregularities on the surface of the tapered roller is 5 ?m2 or less. As a result, oil film formability can be improved under dilute lubrication and a decline in lubricating oil viscosity and surface damage at a rolling contact part and an increase in friction at a sliding contact part can be suppressed at the same time.Type: GrantFiled: March 19, 2020Date of Patent: December 19, 2023Assignee: NSK LTD.Inventors: Masaki Chishima, Hiroaki Yamanaka, Hiroyuki Ohshima
-
Publication number: 20220390431Abstract: A device for blood (1) is provided with a column (50) and a micro flow path (20) located downstream of the column (50). The column (50) includes a porous material as a solid phase, and blood that has contacted with the porous material flows through the micro flow path (20). In the device for blood (1), the column (50) and the micro flow path (20) are provided as separated bodies. The column (50) has a connecting part (55), the micro flow path (20) has an inlet (21a), the connecting part (55) and the inlet (21a) are connected to each other to integrate the column (50) with the micro flow path (20), and blood (BL) is allowed to pass from the column (50).Type: ApplicationFiled: October 15, 2020Publication date: December 8, 2022Inventors: Tomohiro KUBO, Hiroaki YAMANAKA
-
Publication number: 20220196065Abstract: In a tapered roller bearing (10), the surface roughness of at least a rolling surface (13c) and a large diameter-side end surface (13b) of a tapered roller (13) is 0.02 to 0.17 ?m in reduced peak height Rpk, 0.12 to 0.21 ?m in core roughness depth Rk, and 0.07 to 0.43 ?m in reduced valley depth Rvk and the average recessed portion area in the fine irregularities on the surface of the tapered roller (13) is 5 ?m2 or less. As a result, oil film formability can be improved under dilute lubrication and a decline in lubricating oil viscosity and surface damage at a rolling contact part and an increase in friction at a sliding contact part can be suppressed at the same time.Type: ApplicationFiled: March 19, 2020Publication date: June 23, 2022Applicant: NSK LTD.Inventors: Masaki CHISHIMA, Hiroaki YAMANAKA, Hiroyuki OHSHIMA
-
Patent number: 11306774Abstract: A holder of a tapered roller bearing is made of a resin, has a first gap between an axially inner end surface of a small-diameter-side annular part and small-diameter-side end surfaces of tapered rollers, has a second gap between an axially inner end surface of a large-diameter-side annular part and large-diameter-side end surfaces of the tapered rollers, and is provided to be capable of moving within a prescribed range along the axial direction. The surface of the axially inner end surface of the large-diameter-side annular part is rough, the large-diameter-side annular part is provided with one or more grooves which are oil-holding parts that hold the lubricating oil, and ends of the grooves are positioned to be capable of coming into contact with the tapered rollers.Type: GrantFiled: March 8, 2019Date of Patent: April 19, 2022Assignee: NSK LTD.Inventors: Makoto Zembutsu, Hiroaki Yamanaka, Tomoyuki Miyazaki, Hiroki Maejima
-
Publication number: 20210382035Abstract: Blood containing cells is brought into contact with a porous surface of a porous material before classification of the cells in the blood by flowing the blood through a microchannel. In an example, the porous material is added to the blood containing the cells and mixed together, thereby bringing the blood containing the cells into contact with the porous surface. In an example, the porous material has particles with the porous surface including polysaccharides. The porous material is added to the blood containing the cells while being suspended in a liquid. In an example, the particles have a predetermined particle size distribution. A median particle size d50V in the volume-based cumulative distribution is 25 to 280 ?m.Type: ApplicationFiled: September 26, 2019Publication date: December 9, 2021Applicant: TL Genomics Inc.Inventors: Tomohiro KUBO, Tomoyuki KANEIWA, Hiroaki YAMANAKA, Ryohei SEKI
-
Publication number: 20210054877Abstract: A holder of a tapered roller bearing is made of a resin, has a first gap between an axially inner end surface of a small-diameter-side annular part and small-diameter-side end surfaces of tapered rollers, has a second gap between an axially inner end surface of a large-diameter-side annular part and large-diameter-side end surfaces of the tapered rollers, and is provided to be capable of moving within a prescribed range along the axial direction. The surface of the axially inner end surface of the large-diameter-side annular part is rough, the large-diameter-side annular part is provided with one or more grooves which are oil-holding parts that hold the lubricating oil, and ends of the grooves are positioned to be capable of coming into contact with the tapered rollers.Type: ApplicationFiled: March 8, 2019Publication date: February 25, 2021Applicant: NSK LTD.Inventors: Makoto ZEMBUTSU, Hiroaki YAMANAKA, Tomoyuki MIYAZAKI, Hiroki MAEJIMA
-
Patent number: 7952410Abstract: A voltage-controlled oscillation circuit (15) includes a plurality of independent ring oscillation circuits different in the number of stages; and a selector (22) selectively outputting as a feedback clock signal (FB) an output of one of the ring oscillation circuits, so that any of the outputs of the independent ring oscillation circuits is always outputted as the feedback clock signal, which makes it possible to output the feedback clock signal keeping a proper duty ratio even when the operating speed is high, allowing arbitrary adjustment of the delay time before an input signal (DLLI) is outputted.Type: GrantFiled: November 20, 2007Date of Patent: May 31, 2011Assignee: Fujitsu Semiconductor LimitedInventors: Hiroaki Yamanaka, Kunimitsu Kousaka, Kiyoshi Nishiwaki
-
Patent number: 7788573Abstract: A fault detection method for detects, within a semiconductor device, a fault in a delay chain that is provided within the semiconductor device and is made up of delay parts that are each formed by delay cells. The method judges if a fault exists in a first specific delay cell within a first delay part when testing the first specific delay cell, by detecting a first relative delay time between input and output signals of the first specific delay cell, and processing the first relative delay time at a timing based on an output of a delay cell within a second delay part that is provided at a stage preceding or subsequent to the first delay part.Type: GrantFiled: October 3, 2006Date of Patent: August 31, 2010Assignee: Fujitsu Semiconductor LimitedInventor: Hiroaki Yamanaka
-
Patent number: 7622959Abstract: It is an object of the present invention to improve the phase difference detection accuracy of a phase comparator. A phase difference signal generation circuit outputs a signal C_SIGNAL which takes a high level for a period corresponding to the phase difference between the comparison target signals COMP1 and COMP2 to the control terminal of a tri-state buffer, based on a signal synchronous with the start-up of the comparison target signal COMP1 detected by an edge detection flag generation circuit and a signal synchronous with the start-up of the comparison target signal COMP2 detected by an edge detection flag generation circuit. A status management circuit outputs a signal A_SIGNAL corresponding to the phase advance or delay of the comparison target signals COMP1 and COMP2 to the input terminal of the tri-state buffer.Type: GrantFiled: March 10, 2005Date of Patent: November 24, 2009Assignee: Fujitsu Microelectronics LimitedInventor: Hiroaki Yamanaka
-
Patent number: 7551450Abstract: An external storage apparatus capable of preventing erroneous assembly of components for which the assembly position is decided and of suppressing the occurrence of variations in its quality is provided. An external storage apparatus including a main body 11, a memory substrate 12 having a connector 24, a substrate holder 13 for fixing the memory substrate 12 to the main body under the state that the connector 24 projects outward, a cap 14 to be attachable and detachable to and from the substrate holder 13 for protecting the connector 24, wherein erroneous assembly restricting means 38, 37, 40 and 32 are provided between the main body 11, the memory substrate 12 and the substrate holder 13.Type: GrantFiled: January 7, 2004Date of Patent: June 23, 2009Assignee: Sony CorporationInventors: Norio Sugawara, Takashi Ando, Hiroaki Yamanaka
-
Publication number: 20080122471Abstract: A fault detection method for detects, within a semiconductor device, a fault in a delay chain that is provided within the semiconductor device and is made up of delay parts that are each formed by delay cells. The method judges if a fault exists in a first specific delay cell within a first delay part when testing the first specific delay cell, by detecting a first relative delay time between input and output signals of the first specific delay cell, and processing the first relative delay time at a timing based on an output of a delay cell within a second delay part that is provided at a stage preceding or subsequent to the first delay part.Type: ApplicationFiled: October 3, 2006Publication date: May 29, 2008Inventor: Hiroaki Yamanaka
-
Publication number: 20080074203Abstract: A voltage-controlled oscillation circuit (15) includes a plurality of independent ring oscillation circuits different in the number of stages; and a selector (22) selectively outputting as a feedback clock signal (FB) an output of one of the ring oscillation circuits, so that any of the outputs of the independent ring oscillation circuits is always outputted as the feedback clock signal, which makes it possible to output the feedback clock signal keeping a proper duty ratio even when the operating speed is high, allowing arbitrary adjustment of the delay time before an input signal (DLLI) is outputted.Type: ApplicationFiled: November 20, 2007Publication date: March 27, 2008Inventors: Hiroaki Yamanaka, Kunimitsu Kousaka, Kiyoshi Nishiwaki
-
Patent number: 7315213Abstract: A voltage-controlled oscillation circuit (15) includes a plurality of independent ring oscillation circuits different in the number of stages; and a selector (22) selectively outputting as a feedback clock signal (FB) an output of one of the ring oscillation circuits, so that any of the outputs of the independent ring oscillation circuits is always outputted as the feedback clock signal, which makes it possible to output the feedback clock signal keeping a proper duty ratio even when the operating speed is high, allowing arbitrary adjustment of the delay time before an input signal (DLLI) is outputted.Type: GrantFiled: February 16, 2006Date of Patent: January 1, 2008Assignee: Fujitsu LimitedInventors: Hiroaki Yamanaka, Kunimitsu Kousaka, Kiyoshi Nishiwaki
-
Publication number: 20060132243Abstract: A voltage-controlled oscillation circuit (15) includes a plurality of independent ring oscillation circuits different in the number of stages; and a selector (22) selectively outputting as a feedback clock signal (FB) an output of one of the ring oscillation circuits, so that any of the outputs of the independent ring oscillation circuits is always outputted as the feedback clock signal, which makes it possible to output the feedback clock signal keeping a proper duty ratio even when the operating speed is high, allowing arbitrary adjustment of the delay time before an input signal (DLLI) is outputted.Type: ApplicationFiled: February 16, 2006Publication date: June 22, 2006Inventors: Hiroaki Yamanaka, Kunimitsu Kousaka, Kiyoshi Nishiwaki
-
Publication number: 20060097755Abstract: It is an object of the present invention to improve the phase difference detection accuracy of a phase comparator. A phase difference signal generation circuit outputs a signal C_SIGNAL which takes a high level for a period corresponding to the phase difference between the comparison target signals COMP1 and COMP2 to the control terminal of a tri-state buffer, based on a signal synchronous with the start-up of the comparison target signal COMP1 detected by an edge detection flag generation circuit and a signal synchronous with the start-up of the comparison target signal COMP2 detected by an edge detection flag generation circuit. A status management circuit outputs a signal A_SIGNAL corresponding to the phase advance or delay of the comparison target signals COMP1 and COMP2 to the input terminal of the tri-state buffer.Type: ApplicationFiled: March 10, 2005Publication date: May 11, 2006Inventor: Hiroaki Yamanaka
-
Publication number: 20050157462Abstract: An external storage apparatus capable of preventing erroneous assembly of components for which the assembly position is decided and of suppressing the occurrence of variations in its quality is provided. An external storage apparatus including a main body 11, a memory substrate 12 having a connector 24, a substrate holder 13 for fixing the memory substrate 12 to the main body under the state that the connector 24 projects outward, a cap 14 to be attachable and detachable to and from the substrate holder 13 for protecting the connector 24, wherein erroneous assembly restricting means 38, 37, 40 and 32 are provided between the main body 11, the memory substrate 12 and the substrate holder 13.Type: ApplicationFiled: January 7, 2004Publication date: July 21, 2005Applicant: Sony CorporationInventors: Norio Sugawara, Takashi Ando, Hiroaki Yamanaka
-
Patent number: 4391702Abstract: A method for classifying wet coal for obtaining coal charges suitable for use in a coke oven comprising classifying the wet coal directly in a cylindrical screen which rotates and revolves around an eccentric rotation shaft while blowing a high pressure gas stream to the screen to eliminate adhesion of the wet coal particles to the screen. The method enables a continuous and consistent classification of wet coals without the clogging of the screen and the dust pollution. The cokes obtained by dry distillation of the coal classified by the present method show high quality.Type: GrantFiled: October 7, 1981Date of Patent: July 5, 1983Assignee: Nippon Steel CorporationInventors: Shozo Murakami, Hiroaki Yamanaka, Kazuhiro Yokoyama, Yasuhiro Yone, Tokuji Yamaguchi
-
Patent number: 4310412Abstract: A method for classifying wet coal for obtaining coal charges suitable for use in a coke oven comprising classifying the wet coal directly in a cylindrical screen which rotates and revolves around an eccentric rotation shaft while blowing a high pressure gas stream to the screen to eliminate adhesion of the wet coal particles to the screen. The method enables a continuous and consistent classification of wet coals without the clogging of the screen and the dust pollution. The cokes obtained by dry distillation of the coal classified by the present method show high quality.Type: GrantFiled: September 7, 1979Date of Patent: January 12, 1982Assignee: Nippon Steel CorporationInventors: Syozo Murakami, Hiroaki Yamanaka, Kazuhiro Yokoyama, Yasuhiro Yone, Tokuzi Yamaguchi