Patents by Inventor Hiroaki Yamashita
Hiroaki Yamashita has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 10720523Abstract: A semiconductor device includes a semiconductor body, first and second electrodes, and a control electrode. The semiconductor body includes first to fourth semiconductor layers. The first electrode is provided on a front surface of the semiconductor body. The second electrode is provided on a back surface of the semiconductor body. The control electrode is provided between the semiconductor body and the first electrode. The second semiconductor layer is positioned between a portion and other portion of the first semiconductor layer in a first direction directed along the front surface. The third semiconductor layer contacts the portion of first semiconductor layer and the second semiconductor layer. The third semiconductor layer includes a first end portion positioned in the portion of the first semiconductor layer and a second end portion positioned in the second semiconductor layer. The fourth semiconductor layer is selectively provided in the second end portion.Type: GrantFiled: January 7, 2019Date of Patent: July 21, 2020Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Hiroaki Yamashita, Syotaro Ono, Hisao Ichijo, Hideto Sugawara, Hiroshi Ohta
-
Publication number: 20200153408Abstract: A tuning fork-type vibration piece is provided, in which a cushioning portion is formed on the base of a package and allowed to contact parts for contact of arm portions which are any parts but their edges, and the parts for contact of the arm portions that contact the cushioning portion are electrodeless regions, which prevents the risk of frequency fluctuations caused by any electrode being chipped off by contact with the cushioning portion.Type: ApplicationFiled: December 19, 2017Publication date: May 14, 2020Inventors: Tomo FUJII, Hiroaki YAMASHITA
-
Publication number: 20200144988Abstract: A tuning fork-type vibration piece is provided, in which a cushioning portion is formed on the base of a package to make contact with abutting portions of arm portions which are any parts but their edges, and the abutting portions of the arm portions allowed to contact the cushioning portion are electrodeless regions including no electrode, which prevents the risk of frequency fluctuations that may occur in case an electrode is chipped off by possible contact with the cushioning portion.Type: ApplicationFiled: December 19, 2017Publication date: May 7, 2020Inventors: Tomo FUJII, Hiroaki YAMASHITA
-
Publication number: 20200119142Abstract: A semiconductor device of an embodiment includes a semiconductor layer having first and second plane, a first semiconductor region of a first conductivity type, second semiconductor regions of a second conductivity type between the first semiconductor region and the first plane, third semiconductor regions of a first conductivity type provided between the first semiconductor region and the first plane and provided between the second semiconductor regions, a fourth semiconductor region provided between the second semiconductor regions and the first plane, and having a higher second conductivity-type impurity concentration than the second semiconductor regions, a fifth semiconductor region of a first conductivity type between the fourth semiconductor region and the first plane, a sixth semiconductor region provided between the second semiconductor regions and the fourth semiconductor region, and having a higher electric resistance per unit depth than the second semiconductor regions, a gate electrode, and a gatType: ApplicationFiled: December 11, 2019Publication date: April 16, 2020Inventors: Syotaro Ono, Hiroshi Ohta, Hisao Ichijo, Hiroaki Yamashita
-
Patent number: 10600777Abstract: A semiconductor device includes a semiconductor body, first to third electrodes provided on the semiconductor body, and a control electrode. The control electrode is provided between the semiconductor body and the first electrode. The semiconductor body includes first to sixth layers. The second layer of a second conductivity type is selectively provided between the first layer of a first conductivity type and the first electrode. The third layer of the first conductivity type is selectively provided between the second layer and the first electrode. The fourth layer of the second conductivity type is provided between the first layer and the second and third electrodes. The fifth layer of the first conductivity type is selectively provided in the fourth layer and electrically connected to the first electrode. The sixth layer of the first conductivity type is provided in the fourth layer, and electrically connected to the third electrode.Type: GrantFiled: January 24, 2019Date of Patent: March 24, 2020Assignees: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Hisao Ichijo, Syotaro Ono, Hiroaki Yamashita
-
Publication number: 20200091335Abstract: According to one embodiment, a semiconductor device includes first and second electrodes, first, second, third, fourth, fifth, sixth and seventh semiconductor regions, and a gate electrode. The first semiconductor region is provided on the first electrode. The second semiconductor region is provided on a portion of the first semiconductor region. The third semiconductor region is provided on another portion of the first semiconductor region. The fourth semiconductor region is provided in at least a portion between the first and third semiconductor regions. The fifth semiconductor region is provided between the first and fourth semiconductor regions. The sixth semiconductor region is provided on the third semiconductor region. The seventh semiconductor region is provided selectively on the sixth semiconductor region. The gate electrode opposes the second, sixth, and seventh semiconductor regions. The second electrode is provided on the sixth and seventh semiconductor regions.Type: ApplicationFiled: March 4, 2019Publication date: March 19, 2020Applicants: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Syotaro ONO, Hideto Sugawara, Hiroshi Ohta, Hisao Ichijo, Hiroaki Yamashita
-
Publication number: 20200083215Abstract: A semiconductor device includes a semiconductor body, first to third electrodes provided on the semiconductor body, and a control electrode. The control electrode is provided between the semiconductor body and the first electrode. The semiconductor body includes first to sixth layers. The second layer of a second conductivity type is selectively provided between the first layer of a first conductivity type and the first electrode. The third layer of the first conductivity type is selectively provided between the second layer and the first electrode. The fourth layer of the second conductivity type is provided between the first layer and the second and third electrodes. The fifth layer of the first conductivity type is selectively provided in the fourth layer and electrically connected to the first electrode. The sixth layer of the first conductivity type is provided in the fourth layer, and electrically connected to the third electrode.Type: ApplicationFiled: January 24, 2019Publication date: March 12, 2020Applicants: KABUSHIKI KAISHA TOSHIBA, TOSHIBA ELECTRONIC DEVICES & STORAGE CORPORATIONInventors: Hisao Ichijo, Syotaro Ono, Hiroaki Yamashita
-
Publication number: 20200083320Abstract: A semiconductor device includes a semiconductor body including a first semiconductor layer of a first conductivity type and a second semiconductor layer of a second conductivity type. The first and second semiconductor layers are alternately arranged in a first direction along a front surface of the semiconductor body, and each include multiple portions arranged in a second direction directed from a back surface toward the front surface of the semiconductor body. The first and second semiconductor layers are configured such that, in an active region, a large/small relationship between amounts of the first conductivity type impurity and the second conductivity type impurity in the portions positioned at the same level in the second direction reverses at a center in the second direction of the second semiconductor layer, and in the terminal region, the large/small relationship reverses alternately in the portions arranged in the second direction.Type: ApplicationFiled: February 26, 2019Publication date: March 12, 2020Applicants: Kabushiki Kaisha Toshiba, Toshiba Electronic Devices & Storage CorporationInventors: Hiroshi Ohta, Syotaro Ono, Hideto Sugawara, Hisao Ichijo, Hiroaki Yamashita
-
Publication number: 20200067485Abstract: When a thick frequency adjustment metal film of a tuning fork-type vibration piece is irradiated with a beam on a wafer for frequency coarse adjustment, projections are possibly formed on a roughened end of the frequency adjustment metal film. Such projections are pressurized and pushed down not to chip off under any impact, so that the risk of frequency fluctuations is suppressed.Type: ApplicationFiled: November 1, 2017Publication date: February 27, 2020Inventor: Hiroaki YAMASHITA
-
Publication number: 20200058786Abstract: A semiconductor device includes a semiconductor body, first and second electrodes, and a control electrode. The semiconductor body includes first to fourth semiconductor layers. The first electrode is provided on a front surface of the semiconductor body. The second electrode is provided on a back surface of the semiconductor body. The control electrode is provided between the semiconductor body and the first electrode. The second semiconductor layer is positioned between a portion and other portion of the first semiconductor layer in a first direction directed along the front surface. The third semiconductor layer contacts the portion of first semiconductor layer and the second semiconductor layer. The third semiconductor layer includes a first end portion positioned in the portion of the first semiconductor layer and a second end portion positioned in the second semiconductor layer. The fourth semiconductor layer is selectively provided in the second end portion.Type: ApplicationFiled: January 7, 2019Publication date: February 20, 2020Inventors: Hiroaki Yamashita, Syotaro Ono, Hisao Ichijo, Hideto Sugawara, Hiroshi Ohta
-
Publication number: 20200050714Abstract: A SystemC model generation method includes: analyzing a hardware description language (HDL) behavioral model which is designed with an HDL simulation syntax to generate a syntax tree model; analyzing the syntax tree model to extract analysis information; and reconstructing the syntax tree model based on the syntax tree model and the analysis information to generate a SystemC model which is capable of high-level synthesis.Type: ApplicationFiled: October 16, 2019Publication date: February 13, 2020Applicant: FUJITSU LIMITEDInventors: Hiroaki Yamashita, Kenichi Imazato, Yutaka Tamiya
-
Publication number: 20200014367Abstract: Main surface electrodes formed on main surfaces on front and back sides of vibrating arms are electrically coupled via through electrodes formed in a stem portion so as to penetrate through front and back surfaces thereof. One of the main surface electrodes of the vibrating arm is electrically coupled to side surface electrodes through a routing wiring formed by way of a crotch part between roots of the vibrating arms, and the one of the main surface electrodes is further electrically coupled to the other one of the main surface electrodes through the side surface electrodes.Type: ApplicationFiled: March 22, 2018Publication date: January 9, 2020Inventor: Hiroaki YAMASHITA
-
Patent number: 10411117Abstract: A semiconductor device of an embodiment includes a semiconductor layer having a first plane and a second plane, a first semiconductor region of a first conductivity type, a second semiconductor region and a third semiconductor region of a second conductivity type, the first semiconductor region interposed between the third semiconductor region and the second semiconductor region, a first well region of a first conductivity type, a second well region of a first conductivity type separated from the first well region, a first contact region of a first conductivity type, a second contact region of a first conductivity type, a gate electrode provided on the first semiconductor region between the first well region and the second well region, a source electrode having a first region in contact with the first contact region and a second region in contact with the second contact region, and a drain electrode.Type: GrantFiled: February 22, 2018Date of Patent: September 10, 2019Assignees: Kabushiki Kaisha Toshiba, Toshiba Electronics Devices & Storage CorporationInventors: Hiroaki Yamashita, Syotaro Ono, Hisao Ichijo
-
Publication number: 20190253032Abstract: An object is to provide a frequency adjustment method for a piezoelectric resonator device that is applicable to a microminiaturized device and that can adjust the frequency without deteriorating the accuracy of frequency adjustment. A frequency adjustment method for a tuning-fork quartz resonator is applicable to a tuning-fork quartz resonator that includes a tuning-fork quartz resonator piece having a pair of resonator arms 31, 32 and metallic adjustment films W formed on the resonator arms. The frequency adjustment method adjusts the frequency by reduction of a mass of the metallic adjustment films W. The frequency adjustment method includes: a rough adjustment step for roughly adjusting the frequency by partially thinning or removing the metallic adjustment films W; and a fine adjustment step for finely adjusting the frequency by at least partially thinning or removing products W1, W2 derived from the metallic adjustment film W during the rough adjustment step.Type: ApplicationFiled: September 28, 2017Publication date: August 15, 2019Applicant: Daishinku CorporationInventor: Hiroaki YAMASHITA
-
Publication number: 20190109215Abstract: A semiconductor device of an embodiment includes a semiconductor layer having a first plane and a second plane, a first semiconductor region of a first conductivity type, a second semiconductor region and a third semiconductor region of a second conductivity type, the first semiconductor region interposed between the third semiconductor region and the second semiconductor region, a first well region of a first conductivity type, a second well region of a first conductivity type separated from the first well region, a first contact region of a first conductivity type, a second contact region of a first conductivity type, a gate electrode provided on the first semiconductor region between the first well region and the second well region, a source electrode having a first region in contact with the first contact region and a second region in contact with the second contact region, and a drain electrode.Type: ApplicationFiled: February 22, 2018Publication date: April 11, 2019Inventors: Hiroaki Yamashita, Syotaro Ono, Hisao Ichijo
-
Publication number: 20190088738Abstract: A semiconductor device of an embodiment includes a semiconductor layer having first and second plane, a first semiconductor region of a first conductivity type, second semiconductor regions of a second conductivity type between the first semiconductor region and the first plane, third semiconductor regions of a first conductivity type provided between the first semiconductor region and the first plane and provided between the second semiconductor regions, a fourth semiconductor region provided between the second semiconductor regions and the first plane, and having a higher second conductivity-type impurity concentration than the second semiconductor regions, a fifth semiconductor region of a first conductivity type between the fourth semiconductor region and the first plane, a sixth semiconductor region provided between the second semiconductor regions and the fourth semiconductor region, and having a higher electric resistance per unit depth than the second semiconductor regions, a gate electrode, and a gatType: ApplicationFiled: February 22, 2018Publication date: March 21, 2019Inventors: Syotaro Ono, Hiroshi Ohta, Hisao Ichijo, Hiroaki Yamashita
-
Patent number: 10211331Abstract: A semiconductor device includes a first conductivity type first semiconductor region, a second conductivity type second semiconductor region, a second conductivity type third semiconductor region, a first conductivity type fourth semiconductor region, a gate insulating portion, a gate electrode, and first and second electrodes. The first semiconductor region includes first and second portions. The second semiconductor region includes third and fourth portions. The gate electrode is on the gate insulating portion and over the first semiconductor region and a portion of the third semiconductor region. The first electrode is on, and electrically connected to, the fourth semiconductor region. The second electrode is over the first portion, the third portion, and the gate electrode, and spaced from the first electrode.Type: GrantFiled: August 30, 2016Date of Patent: February 19, 2019Assignee: Kabushiki Kaisha ToshibaInventors: Hisao Ichijo, Syotaro Ono, Masahiro Shimura, Hideyuki Ura, Hiroaki Yamashita
-
Publication number: 20170263747Abstract: A semiconductor device includes a first conductivity type first semiconductor region, a second conductivity type second semiconductor region, a second conductivity type third semiconductor region, a first conductivity type fourth semiconductor region, a gate insulating portion, a gate electrode, and first and second electrodes. The first semiconductor region includes first and second portions. The second semiconductor region includes third and fourth portions. The gate electrode is on the gate insulating portion and over the first semiconductor region and a portion of the third semiconductor region. The first electrode is on, and electrically connected to, the fourth semiconductor region. The second electrode is over the first portion, the third portion, and the gate electrode, and spaced from the first electrode.Type: ApplicationFiled: August 30, 2016Publication date: September 14, 2017Inventors: Hisao ICHIJO, Syotaro ONO, Masahiro SHIMURA, Hideyuki URA, Hiroaki YAMASHITA
-
Patent number: 9704953Abstract: According to one embodiment, a semiconductor device includes a plurality of first semiconductor regions of a first conductivity type, a plurality of second semiconductor regions of a second conductivity type, a third semiconductor region of the second conductivity type, a fourth semiconductor region of the second conductivity type, a fifth semiconductor region of the first conductivity type, and a gate electrode. An impurity concentration of the second conductivity type of the third semiconductor region is higher than an impurity concentration of the second conductivity type of the second semiconductor regions. The fourth semiconductor region is provided on the first semiconductor regions. The gate electrode provided on the fourth semiconductor region with a gate insulation layer interposed. The gate electrode extends in a third direction. The third direction intersects the first direction. The third direction is parallel to a plane including the first direction and the second direction.Type: GrantFiled: August 20, 2015Date of Patent: July 11, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Hiroaki Yamashita, Syotaro Ono, Hideyuki Ura, Masahiro Shimura
-
Patent number: 9590093Abstract: In general, according to one embodiment, a semiconductor device includes, a first semiconductor region, a plurality of second semiconductor regions, a plurality of third semiconductor regions, a fourth semiconductor region, a fifth semiconductor region, and a gate electrode. The third semiconductor region includes a first portion and a second portion. The first portion is provided between the second semiconductor regions adjacent to each other. An amount of impurity of the second conductivity type in the first portion is greater than an amount of impurity of the first conductivity type in the second semiconductor region contiguous to the first portion. The second portion is arranged with a part of the first semiconductor region. An amount of impurity of the second conductivity type in the second portion is smaller than an amount of impurity of the first conductivity type in the part of the first semiconductor region.Type: GrantFiled: March 9, 2015Date of Patent: March 7, 2017Assignee: Kabushiki Kaisha ToshibaInventors: Syotaro Ono, Hideyuki Ura, Masahiro Shimura, Hiroaki Yamashita