Patents by Inventor Hiroshi Benno
Hiroshi Benno has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20220392807Abstract: Disclosed is a dicing system including a protection layer forming apparatus, a patterning apparatus, a plasma treatment apparatus, a measuring apparatus that obtains at least of first processing data relating to a protection layer, second processing data relating to a mask, and third processing data relating to element chips, and a control unit that operates at least one of the protection layer forming apparatus, the patterning apparatus, and the plasma treatment apparatus on a recipe that is defined for each of the apparatuses. The control unit determines, based on at least one of the first processing data, whether or not to modify the recipe, the second processing data, and the third processing data, modifies the at least one of the recipes if the recipe needs to be modified, and operates at least one of the protection layer forming apparatus, the patterning apparatus, and the plasma treatment apparatus based on the modified recipe.Type: ApplicationFiled: September 1, 2020Publication date: December 8, 2022Inventors: Hiroshi BENNO, Koji TAMURA
-
Publication number: 20220172995Abstract: The chip manufacturing method includes: a preparing step of preparing a substrate 1 having a plurality of elements 2; a defining step of defining, based on information regarding a satisfactory element 2a and/or a defective element 2b, an arrangement of chips 10 each composed of two or more adjacent ones of the elements 2 such that the number of the chips 10 that include only the satisfactory elements 2a is larger than in the case of dividing the substrate 1 into a plurality of the chips 10 along virtual dicing lines formed assuming that the defective element 2b does not exist; a mask forming step of forming, based on the defined arrangement of the chips 10, a mask 20 that has openings 20a and that covers the chips 10; and a dividing step of dividing the substrate 1 into a plurality of the chips 10 by plasma etching.Type: ApplicationFiled: November 17, 2021Publication date: June 2, 2022Inventor: Hiroshi BENNO
-
Patent number: 7911027Abstract: It is an object of the invention to effectively absorb a power noise and to implement the stable operation of a circuit. The invention provides a semiconductor device comprising a bypass capacitor including an MOS structure having a gate electrode formed to be extended from a power wiring region to a portion provided under an empty region which is adjacent to the power wiring region and has no other functional layer, and formed through a capacitive insulating film on a diffusion region having one conductivity type, and a substrate contact formed under a ground wiring region and fixing a substrate potential, wherein the bypass capacitor has a contact to come in contact with the power wiring which is formed on a surface of the gate electrode and has the diffusion region having the one conductivity type and a diffusion region of the substrate contact connected to each other.Type: GrantFiled: April 10, 2007Date of Patent: March 22, 2011Assignee: Panasonic CorporationInventors: Mitsumi Itoh, Masatoshi Sawada, Junko Honma, Kenji Shimazaki, Hiroyuki Tsujikawa, Hiroshi Benno
-
Publication number: 20080320375Abstract: To provide a data transmitting apparatus and the like capable of enhancing error detection accuracy without increasing a bandwidth unnecessarily used for the error detection performed on encrypted data and minimizing deterioration in sound quality of the data by effectively reducing noises in the transmission of the data through networks for cars and the like even though the data transmitting apparatus has been simply structured. The present invention makes it possible to perform error detection on audio data according to the sizes of encrypted blocks or packets using simple error check codes embedded in the audio data, or to perform error detection using a variation sequence of attribute information to be transmitted together with the audio data. In this case, output of the sound resulting from the audio data having an error is stopped.Type: ApplicationFiled: June 20, 2008Publication date: December 25, 2008Applicant: MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD.Inventors: Kiyohide Hori, Hiroshi Benno, Takashi Ide
-
Patent number: 7307333Abstract: It is an object of the invention to effectively absorb a power noise and to implement the stable operation of a circuit. The invention provides a semiconductor device comprising a bypass capacitor including an MOS structure having a gate electrode formed to be extended from a power wiring region to a portion provided under an empty region which is adjacent to the power wiring region and has no other functional layer, and formed through a capacitive insulating film on a diffusion region having one conductivity type, and a substrate contact formed under a ground wiring region and fixing a substrate potential, wherein the bypass capacitor has a contact to come in contact with the power wiring which is formed on a surface of the gate electrode and has the diffusion region having the one conductivity type and a diffusion region of the substrate contact connected to each other.Type: GrantFiled: November 21, 2002Date of Patent: December 11, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Mitsumi Itoh, Masatoshi Sawada, Junko Honma, Kenji Shimazaki, Hiroyuki Tsujikawa, Hiroshi Benno
-
Publication number: 20070187777Abstract: It is an object of the invention to effectively absorb a power noise and to implement the stable operation of a circuit. The invention provides a semiconductor device comprising a bypass capacitor including an MOS structure having a gate electrode formed to be extended from a power wiring region to a portion provided under an empty region which is adjacent to the power wiring region and has no other functional layer, and formed through a capacitive insulating film on a diffusion region having one conductivity type, and a substrate contact formed under a ground wiring region and fixing a substrate potential, wherein the bypass capacitor has a contact to come in contact with the power wiring which is formed on a surface of the gate electrode and has the diffusion region having the one conductivity type and a diffusion region of the substrate contact connected to each other.Type: ApplicationFiled: April 10, 2007Publication date: August 16, 2007Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Mitsumi Itoh, Masatoshi Sawada, Junko Honma, Kenji Shimazaki, Hiroyuki Tsujikawa, Hiroshi Benno
-
Patent number: 7233889Abstract: A method of evaluating noise immunity of a semiconductor device is provided. An actual circuit including the semiconductor device is represented by an equivalent circuit which has a target equivalent circuit, a noise source equivalent circuit, and an external equivalent circuit connected in parallel. The target equivalent circuit represents the semiconductor device. The noise source equivalent circuit represents a noise source outside the semiconductor device, and supplies noise to the target equivalent circuit. The external equivalent circuit represents a circuit outside the semiconductor device. The noise immunity is evaluated based on a voltage or current which arises in the target equivalent circuit by the noise. In this way, the immunity of the semiconductor device against extraneous noise can be evaluated in consideration of the effects of the circuitry outside the semiconductor device.Type: GrantFiled: October 23, 2002Date of Patent: June 19, 2007Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Eiji Takahashi, Yoshiyuki Saito, Yukihiro Fukumoto, Hiroshi Benno
-
Patent number: 7103738Abstract: A backup memory, a DMA (direct memory access) controller, and a WDT (watch dog timer) are provided in addition to a CPU (central processing unit), a RAM (random access memory), and a peripheral circuit. The DMA controller exercises control so that respective data of the CPU, RAM and peripheral circuit is saved in the backup memory each time the CPU, being under normal operation, supplies a counter reset signal to the WDT, and so that the data that has been saved in the backup memory is restored to the CPU, the RAM and the peripheral circuit, respectively, if the WDT has detected a program runaway and outputted a time-over signal. Therefore, even in a case where a program runaway has occurred in the CPU, normal operation is permitted to be resumed from midway in the program.Type: GrantFiled: August 26, 2003Date of Patent: September 5, 2006Assignee: Matsushita Electric Industrial Co., Ltd.Inventors: Takashi Yoneda, Tsutomu Kamiyoshi, Hiroshi Benno, Shirou Yoshioka, Tsuneo Uenishi
-
Publication number: 20050017320Abstract: It is an object of the invention to effectively absorb a power noise and to implement the stable operation of a circuit. The invention provides a semiconductor device comprising a bypass capacitor including an MOS structure having a gate electrode formed to be extended from a power wiring region to a portion provided under an empty region which is adjacent to the power wiring region and has no other functional layer, and formed through a capacitive insulating film on a diffusion region having one conductivity type, and a substrate contact formed under a ground wiring region and fixing a substrate potential, wherein the bypass capacitor has a contact to come in contact with the power wiring which is formed on a surface of the gate electrode and has the diffusion region having the one conductivity type and a diffusion region of the substrate contact connected to each other.Type: ApplicationFiled: November 21, 2002Publication date: January 27, 2005Inventors: Mitsumi Itoh, Masatoshi Sawada, Junko Honma, Kenji Shimazaki, Hiroyuki Tsujikawa, Hiroshi Benno
-
Publication number: 20040037156Abstract: A backup memory, a DMA (direct memory access) controller, and a WDT (watch dog timer) are provided in addition to a CPU (central processing unit), a RAM (random access memory), and a peripheral circuit. The DMA controller exercises control so that respective data of the CPU, RAM and peripheral circuit is saved in the backup memory each time the CPU, being under normal operation, supplies a counter reset signal to the WDT, and so that the data that has been saved in the backup memory is restored to the CPU, the RAM and the peripheral circuit, respectively, if the WDT has detected a program runaway and outputted a time-over signal. Therefore, even in a case where a program runaway has occurred in the CPU, normal operation is permitted to be resumed from midway in the program.Type: ApplicationFiled: August 26, 2003Publication date: February 26, 2004Applicant: Matsushita Electric Industrial Co., Ltd.Inventors: Takashi Yoneda, Tsutomu Kamiyoshi, Hiroshi Benno, Shirou Yoshioka, Tsuneo Uenishi
-
Publication number: 20030226054Abstract: To provide a device and method for preventing a computer from malfunctioning due to external noise, while maintaining continuity of computer processing. A clock generation circuit detects a presence or absence of external noise which enters into the computer. The clock generation circuit generates an operation clock signal whose pulse width is (a) a first width when the external noise is not detected and (b) a second width greater than the first width when the external noise is detected. The clock generation circuit supplies the generated operation clock signal to the computer.Type: ApplicationFiled: April 17, 2003Publication date: December 4, 2003Inventors: Hiroshi Benno, Takashi Yoneda, Shirou Yoshioka
-
Publication number: 20030083857Abstract: A method of evaluating noise immunity of a semiconductor device is provided. An actual circuit including the semiconductor device is represented by an equivalent circuit which has a target equivalent circuit, a noise source equivalent circuit, and an external equivalent circuit connected in parallel. The target equivalent circuit represents the semiconductor device. The noise source equivalent circuit represents a noise source outside the semiconductor device, and supplies noise to the target equivalent circuit. The external equivalent circuit represents a circuit outside the semiconductor device. The noise immunity is evaluated based on a voltage or current which arises in the target equivalent circuit by the noise. In this way, the immunity of the semiconductor device against extraneous noise can be evaluated in consideration of the effects of the circuitry outside the semiconductor device.Type: ApplicationFiled: October 23, 2002Publication date: May 1, 2003Inventors: Eiji Takahashi, Yoshiyuki Saito, Yukihiro Fukumoto, Hiroshi Benno
-
Patent number: 5324617Abstract: A printing material comprises a shaped structure made of a combustible material and an oxidizing agent, or a self-combustible material having an oxidizing agent contained therein, or a mixture of a self-combustible material and a combustible material. The printing material is formed with pits by application of a laser beam with small output power. The printing material may further comprise a light absorber in order to promote absorption of the laser beam in the printing material.Type: GrantFiled: June 25, 1992Date of Patent: June 28, 1994Assignee: Sony CorporationInventors: Osamu Majima, Hiroshi Benno
-
Patent number: 4723056Abstract: A coordinate position digitizing system incorporates apparatus for detecting the X and Y positions of a voltage detecting device relative to a position determining plate employing apparatus for generating data corresponding to the X and Y positions of said voltage detecting device on said plate at successive sampling times, means for calculating the difference corresponding to the difference in the indicated position at two successive sampling periods, and rejecting signals indicating positions which differ from previous positions by distances which are greater than a predetermined amount, corresponding to the maximum distance that the voltage detecting device can be moved between successive sampling periods. In this way, position-indicating signals which are corrupted by noise pulses or the like are rejected.Type: GrantFiled: March 3, 1986Date of Patent: February 2, 1988Assignee: Sony CorporationInventors: Hideshi Tamaru, Kimiyoshi Yoshida, Hiroshi Benno, Kaoru Tomono, Akio Sakano