Patents by Inventor Hiroshi Tooyama
Hiroshi Tooyama has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 7952074Abstract: A circuit pattern inspection method and an apparatus therefore, in which the whole of a portion to be inspected of a sample to be inspected is made to be in a predetermined changed state, the portion to be inspected is irradiated with an image-forming high-density electron beam while scanning the electron beam, secondary charged particles are detected at a portion irradiated with the electron beam after a predetermined period of time from an instance when the electron beam is irradiated, an image is formed on the basis of the thus detected secondary charged particle signal, and the portion to be inspected is inspected by using the thus formed image.Type: GrantFiled: August 12, 2008Date of Patent: May 31, 2011Assignee: Hitachi, Ltd.Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Publication number: 20080302964Abstract: A circuit pattern inspection method and an apparatus therefor, in which the whole of a portion to be inspected of a sample to be inspected is made to be in a predetermined changed state, the portion to be inspected is irradiated with an image-forming high-density electron beam while scanning the electron beam, secondary charged particles are detected at a portion irradiated with the electron beam after a predetermined period of time from an instance when the electron beam is irradiated, an image is formed on the basis of the thus detected secondary charged particle signal, and the portion to be inspected is inspected by using the thus formed image.Type: ApplicationFiled: August 12, 2008Publication date: December 11, 2008Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Patent number: 7417444Abstract: A circuit pattern inspection method and an apparatus therefor, in which the whole of a portion to be inspected of a sample to be inspected is made to be in a predetermined charged state, the portion to be inspected is irradiated with an image-forming high-density electron beam while scanning the electron beam, secondary charged particles are detected at a portion irradiated with the electron beam after a predetermined period of time from an instance when the electron beam is irradiated, an image is formed on the basis of the thus detected secondary charged particle signal, and the portion to be inspected is inspected by using the thus formed image.Type: GrantFiled: November 9, 2005Date of Patent: August 26, 2008Assignee: Hitachi, Ltd.Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Patent number: 7408760Abstract: During the writing operation, the wafer potential is dynamically detected and corrected. By doing so, the positional accuracy of the circuit patterns written on a wafer can be improved. After a contact resistance between a wafer and a earth pin is measured, the current flowing from the wafer to the ground potential via the earth pin is measured. Then, based on the measurement result, the potential difference is given between the wafer and the ground potential.Type: GrantFiled: September 9, 2005Date of Patent: August 5, 2008Assignees: Hitachi High-Technologies Corporation, Canon Kabushiki KaishaInventors: Sayaka Tanimoto, Yasunari Soda, Masakazu Sugaya, Hiroshi Tooyama, Takeshi Tsutsumi, Yasuhiro Someda
-
Patent number: 7026830Abstract: To make possible the in-line inspection of a pattern of an insulating material. A patterned wafer 40 formed with a pattern by a resist film is placed on a specimen table 21 of a patterned wafer inspection apparatus 1 in opposed relation to a SEM 3. An electron beam 10 of a large current is emitted from an electron gun 11 and the pattern of the patterned wafer is scanned only once at a high scanning rate. The secondary electrons generated by this scanning from the patterned wafer are detected by a secondary electron detector 16 thereby to acquire an electron beam image. Using this electron beam image, the comparative inspection is conducted on the patterned wafer through an arithmetic operation unit 32 and a defect determining unit 33. Since an electron beam image of high contrast can be obtained by scanning an electron beam only once, a patterned wafer inspection method using a SEM can be implemented in the IC fabrication method.Type: GrantFiled: March 6, 2003Date of Patent: April 11, 2006Assignee: Hitachi, Ltd.Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Publication number: 20060056131Abstract: During the writing operation, the wafer potential is dynamically detected and corrected. By doing so, the positional accuracy of the circuit patterns written on a wafer can be improved. After a contact resistance between a wafer and a earth pin is measured, the current flowing from the wafer to the ground potential via the earth pin is measured. Then, based on the measurement result, the potential difference is given between the wafer and the ground potential.Type: ApplicationFiled: September 9, 2005Publication date: March 16, 2006Inventors: Sayaka Tanimoto, Yasunari Soda, Masakazu Sugaya, Hiroshi Tooyama, Takeshi Tsutsumi, Yasuhiro Someda
-
Publication number: 20060043982Abstract: A circuit pattern inspection method and an apparatus therefor, in which the whole of a portion to be inspected of a sample to be inspected is made to be in a predetermined charged state, the portion to be inspected is irradiated with an image-forming high-density electron beam while scanning the electron beam, secondary charged particles are detected at a portion irradiated with the electron beam after a predetermined period of time from an instance when the electron beam is irradiated, an image is formed on the basis of the thus detected secondary charged particle signal, and the portion to be inspected is inspected by using the thus formed image.Type: ApplicationFiled: November 9, 2005Publication date: March 2, 2006Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Publication number: 20030169060Abstract: A circuit pattern inspection method and an apparatus therefor, in which the whole of a portion to be inspected of a sample to be inspected is made to be in a predetermined charged state, the portion to be inspected is irradiated with an image-forming high-density electron beam while scanning the electron beam, secondary charged particles are detected at a portion irradiated with the electron beam after a predetermined period of time from an instance when the electron beam is radiated, an image is formed on the basis of the thus detected secondary charged particle signal, and the portion to be inspected is inspected by using the thus formed image.Type: ApplicationFiled: March 6, 2003Publication date: September 11, 2003Applicant: Hitachi, Ltd.Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Patent number: 6559663Abstract: A circuit pattern inspection method and an apparatus therefor, in which the whole of a portion to be inspected of a sample to be inspected is made to be in a predetermined charged state, the portion to be inspected is irradiated with an image-forming high-density electron beam while scanning the electron beam, secondary charged particles are detected at a portion irradiated with: the electron beam after a predetermined period of time from an instance when the electron beam is irradiated, an image is formed on the basis of the thus detected secondary charged particle signal, and the portion to be inspected is inspected by using the thus formed image.Type: GrantFiled: October 25, 2001Date of Patent: May 6, 2003Assignee: Hitachi, Ltd.Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Publication number: 20020027440Abstract: A circuit pattern inspection method and an apparatus therefor, in which the whole of a portion to be inspected of a sample to be inspected is made to be in a predetermined charged state, the portion to be inspected is irradiated with an image-forming high-density electron beam while scanning the electron beam, secondary charged particles are detected at a portion irradiated with the electron beam after a predetermined period of time from an instance when the electron beam is radiated, an image is formed on the basis of the thus detected secondary charged particle signal, and the portion to be inspected is inspected by using the thus formed image.Type: ApplicationFiled: October 25, 2001Publication date: March 7, 2002Applicant: Hitachi, Ltd.Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Patent number: 6329826Abstract: A circuit pattern inspection method and an apparatus therefor, in which the whole of a portion to be inspected of a sample to be inspected is made to be in a predetermined charged state, the portion to be inspected is irradiated with an image-forming high-density electron beam while scanning the electron beam, secondary charged particles are detected at a portion irradiated with the electron beam after a predetermined period of time from an instance when the electron beam is irradiated, an image is formed on the basis of the thus detected secondary charged particle signal, and the portion to be inspected is inspected by using the thus formed image.Type: GrantFiled: March 14, 2000Date of Patent: December 11, 2001Assignee: Hitachi, Ltd.Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Patent number: 6172363Abstract: A circuit pattern inspection method and an apparatus therefor, in which the whole of a portion to be inspected of a sample to be inspected is made to be in a predetermined charged state, the portion to be inspected is irradiated with an image-forming high-density electron beam while scanning the electron beam, secondary charged particles are detected at a portion irradiated with the electron beam after a predetermined period of time from an instance when the electron beam is irradiated, an image is formed on the basis of the thus detected secondary charged particle signal, and the portion to be inspected is inspected by using the thus formed image.Type: GrantFiled: March 4, 1997Date of Patent: January 9, 2001Assignee: Hitachi, Ltd.Inventors: Hiroyuki Shinada, Mari Nozoe, Haruo Yoda, Kimiaki Ando, Katsuhiro Kuroda, Yutaka Kaneko, Maki Tanaka, Shunji Maeda, Hitoshi Kubota, Aritoshi Sugimoto, Katsuya Sugiyama, Atsuko Takafuji, Yusuke Yajima, Hiroshi Tooyama, Tadao Ino, Takashi Hiroi, Kazushi Yoshimura, Yasutsugu Usami
-
Patent number: 5369396Abstract: An apparatus for detecting a liquid level includes a warning device for warning a low liquid level, and a regulator for controlling power supply to the warning device from a power source. The regulator comprises a switch for switching its condition in accordance with the liquid level. The ON condition of the switch indicates that the present liquid level is lower than a predetermined liquid level. The regulator further comprises a thermistor connected to the switch in series. The thermistor has a characteristic of decreasing the resistance value thereof, when a predetermined delay period of time as a function of atmospheric temperature has elapsed since the start of applying the voltage on the thermistor, synchronizing with turning the switch on. The low resistance value of the thermistor allows the power for activating the warning device to be supplied to its device, while the switch is turned on.Type: GrantFiled: May 7, 1993Date of Patent: November 29, 1994Assignee: Toyota Jidosha Kabushiki KaishaInventors: Nobuo Kurata, Hiroshi Tooyama
-
Patent number: 5001409Abstract: In an apparatus for measuring texture and characterization of the surface of a sample on the basis of the drive signal of a servo control circuit by allowing a probe-tip (1) to approach the sample (2) and subjecting the probe-tip (1) to servo control so that a current, which is generated by moving the probe-tip (1) on the sample surface and which flows between the probe-tip (1) and the sample (2), becomes constant, the present invention discloses a surface metrological apparatus comprising a circuit (11, 12) for correcting the texture and characterization of the sample by use of a current error of the measured value of the current described above from the set current value.Type: GrantFiled: June 7, 1989Date of Patent: March 19, 1991Assignee: Hitachi, Ltd.Inventors: Sumio Hosaka, Shigeyuki Hosoki, Keiji Takata, Masatoshi Ohtake, Hiroshi Tooyama, Hitoshi Kondou
-
Patent number: 4541082Abstract: A device for optically tracking information recorded on an optical disc wherein a photodetector is disposed on the optical axis of an optical system for guiding diffracted waves to the photodetector. The origin of a fictitious X-Y coordinate system at the photodetector is placed on the above-mentioned optical axis, X- and Y-axes of the coordinate system are made parallel to and perpendicular to an information track having the information pits on the rotating recording medium, and the photodetector is divided into four equal parts. A first summation signal indicating the sum of output signals from the four parts of the photodetector is converted into a binary signal, and a difference signal between second summation signals each indicating the sum of output signals from a pair of photodetector parts facing each other with the origin of the coordinate system therebetween is converted into another binary signal.Type: GrantFiled: November 19, 1982Date of Patent: September 10, 1985Assignee: Hitachi, Ltd.Inventors: Tatsuo Horikoshi, Seiji Yonezawa, Toshiaki Tsuyoshi, Hiroshi Tooyama, Masatoshi Otake