Patents by Inventor Hirotsugu Kajihara
Hirotsugu Kajihara has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11977775Abstract: According to one embodiment, a memory system includes: a plurality of memory chips; a plurality of memory controllers; and a data encoding circuit configured to form a first group including a continuous plurality of first divided data among the user data, and generate a plurality of first page data. The memory controllers adjust a schedule of a write operation among the memory controllers and control a number of the write operations to be simultaneously executed. When at least one of the memory chips is in a busy state in a first read request, the memory controller connected to the memory chip in the busy state decodes the first divided data through erasure correction decoding processing using the first divided data read from the memory chip not in the busy state.Type: GrantFiled: March 1, 2022Date of Patent: May 7, 2024Assignee: Kioxia CorporationInventor: Hirotsugu Kajihara
-
Patent number: 11762597Abstract: A storage system is provided, including: a host including a memory, the memory including a submission queue and a completion queue and being configured to store update frequency information; and a memory system configured to be connectable with the host and including a nonvolatile memory and a controller, the controller configured to control the nonvolatile memory, to receive the update frequency information of the submission queue from the host, to read command information stored in the submission queue based on the received update frequency information, and to execute controlling for the nonvolatile memory based on the command information.Type: GrantFiled: July 27, 2022Date of Patent: September 19, 2023Assignee: Kioxia CorporationInventors: Hirotsugu Kajihara, Kazuhiro Hiwada, Shuou Nomura, Tomoya Suzuki, Shintaro Sano
-
Publication number: 20230090008Abstract: According to one embodiment, a memory system includes: a plurality of memory chips; a plurality of memory controllers; and a data encoding circuit configured to form a first group including a continuous plurality of first divided data among the user data, and generate a plurality of first page data. The memory controllers adjust a schedule of a write operation among the memory controllers and control a number of the write operations to be simultaneously executed. When at least one of the memory chips is in a busy state in a first read request, the memory controller connected to the memory chip in the busy state decodes the first divided data through erasure correction decoding processing using the first divided data read from the memory chip not in the busy state.Type: ApplicationFiled: March 1, 2022Publication date: March 23, 2023Applicant: Kioxia CorporationInventor: Hirotsugu KAJIHARA
-
Publication number: 20220357892Abstract: A storage system is provided, including: a host including a memory, the memory including a submission queue and a completion queue and being configured to store update frequency information; and a memory system configured to be connectable with the host and including a nonvolatile memory and a controller, the controller configured to control the nonvolatile memory, to receive the update frequency information of the submission queue from the host, to read command information stored in the submission queue based on the received update frequency information, and to execute controlling for the nonvolatile memory based on the command information.Type: ApplicationFiled: July 27, 2022Publication date: November 10, 2022Applicant: Kioxia CorporationInventors: Hirotsugu KAJIHARA, Kazuhiro HIWADA, Shuou NOMURA, Tomoya SUZUKI, Shintaro SANO
-
Patent number: 11435952Abstract: According to one embodiment, a memory system includes a nonvolatile memory, and a controller configured to be connectable with a host and control the nonvolatile memory. The controller is configured to receive update frequency information of a submission queue from the host, read command information stored in the submission queue in accordance with the update frequency information, and execute controlling for the nonvolatile memory based on the command information.Type: GrantFiled: September 14, 2020Date of Patent: September 6, 2022Assignee: Kioxia CorporationInventors: Hirotsugu Kajihara, Kazuhiro Hiwada, Shuou Nomura, Tomoya Suzuki, Shintaro Sano
-
Publication number: 20210149599Abstract: According to one embodiment, a memory system includes a nonvolatile memory, and a controller configured to be connectable with a host and control the nonvolatile memory. The controller is configured to receive update frequency information of a submission queue from the host, read command information stored in the submission queue in accordance with the update frequency information, and execute controlling for the nonvolatile memory based on the command information.Type: ApplicationFiled: September 14, 2020Publication date: May 20, 2021Applicant: Kioxia CorporationInventors: Hirotsugu Kajihara, Kazuhiro Hiwada, Shuou Nomura, Tomoya Suzuki, Shintaro Sano
-
Publication number: 20160277037Abstract: A communication apparatus includes a deinterleaver and an error corrector. The deinterleaver sets, as an input, a third error-correction-code sequence obtained by rearranging bit positions of a second error-correction-code sequence in which two or more terminated first error-correction-code sequences are repeated from the terminated first error-correction-code sequences in accordance with a first rule. The deinterleaver rearranges bit positions of the third error-correction-code sequence in accordance with a second rule that is different from the first rule to configure a fourth error-correction-code sequence including one or more of the terminated first error-correction-code sequences. The error corrector performs error correction based on the fourth error-correction-code sequence. The second rule used by the deinterleaver is to extract bits capable of configuring the fourth error-correction-code sequence in order from a head of the third error-correction-code sequence.Type: ApplicationFiled: September 8, 2015Publication date: September 22, 2016Applicant: KABUSHIKI KAISHA TOSHIBAInventor: Hirotsugu KAJIHARA
-
Patent number: 9094051Abstract: According to one embodiment, a power transmission and reception system includes a power transmitter and a power receiver. The power transmitter includes a power transmission module configured to wireless-transmit power to the power receiver; and a first wireless communication module configured to perform wireless communication of data frame having data with the power receiver. The power receiver includes a power reception module configured to receive the power transmitted from the power transmission module; and a second wireless communication module configured to perform wireless communication of the data frame with the first wireless communication module using the received power. The second wireless communication module is configured to perform wireless communication while the power reception module is not receiving the power.Type: GrantFiled: February 28, 2013Date of Patent: July 28, 2015Assignee: KABUSHIKI KAISHA TOSHIBAInventors: Hirotsugu Kajihara, Tomoya Horiguchi, Ichiro Seto, Toshiki Miyasaka, Yoshinari Kumaki, Kiyoshi Toshimitsu
-
Patent number: 9020421Abstract: According to an embodiment, a wireless communication device includes a first wireless communication section, a wireless power receiving section and a wireless control section. The first wireless communication section is configured to transmit and receive a first wireless signal. The wireless power receiving section is configured to receive power by a second wireless signal. The wireless control section is configured to control the first wireless communication section according to a wireless power reception state of the wireless power receiving section. The wireless control section activates the first wireless communication section after wireless power reception by the wireless power receiving section is started.Type: GrantFiled: February 28, 2013Date of Patent: April 28, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Kiyoshi Toshimitsu, Akira Irube, Mitsuru Onodera, Toshiki Miyasaka, Yoshinari Kumaki, Tomoya Horiguchi, Hirotsugu Kajihara, Ichiro Seto
-
Patent number: 8989653Abstract: According to one embodiment, a power transmission and reception system includes a power transmitter and a power receiver. The power transmitter includes: a power transmission module configured to wireless-transmit power to the power receiver; and a first wireless communication module configured to perform wireless communication with the power receiver. The power receiver includes: a power reception module configured to receive the power transmitted from the power transmission module; and a second wireless communication module configured to perform wireless communication with the first wireless communication module using the received power. The second wireless communication module is configured to perform wireless communication while the power reception module is receiving the power.Type: GrantFiled: February 28, 2013Date of Patent: March 24, 2015Assignee: Kabushiki Kaisha ToshibaInventors: Tomoya Horiguchi, Toshiki Miyasaka, Kiyoshi Toshimitsu, Yoshinari Kumaki, Ichiro Seto, Hirotsugu Kajihara
-
Patent number: 8719741Abstract: A semiconductor integrated circuit device is disclosed. The semiconductor integrated circuit device includes a first circuit whose output never or seldom changes when the output from an Enable generator is off, a second circuit whose output frequently changes, an input controller which receives the respective outputs from the second circuit and the Enable generator and passes through the input from the second circuit only when the output from the Enable generator is on, a combination circuit which receives the respective outputs from the first circuit and the input controller, and a memory which receives the output from the combination circuit and is driven by the output from the clock controller.Type: GrantFiled: September 16, 2010Date of Patent: May 6, 2014Assignee: Kabushiki Kaisha ToshibaInventor: Hirotsugu Kajihara
-
Publication number: 20130324039Abstract: According to one embodiment, a power transmission and reception system includes a power transmitter and a power receiver. The power transmitter includes: a power transmission module configured to wireless-transmit power to the power receiver; and a first wireless communication module configured to perform wireless communication with the power receiver. The power receiver includes: a power reception module configured to receive the power transmitted from the power transmission module; and a second wireless communication module configured to perform wireless communication with the first wireless communication module using the received power. The second wireless communication module is configured to perform wireless communication while the power reception module is receiving the power.Type: ApplicationFiled: February 28, 2013Publication date: December 5, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Tomoya HORIGUCHI, Toshiki MIYASAKA, Kiyoshi TOSHIMITSU, Yoshinari KUMAKI, Ichiro SETO, Hirotsugu KAJIHARA
-
Publication number: 20130324038Abstract: According to one embodiment, a power transmission and reception system includes a power transmitter and a power receiver. The power transmitter includes a power transmission module configured to wireless-transmit power to the power receiver; and a first wireless communication module configured to perform wireless communication of data frame having data with the power receiver. The power receiver includes a power reception module configured to receive the power transmitted from the power transmission module; and a second wireless communication module configured to perform wireless communication of the data frame with the first wireless communication module using the received power. The second wireless communication module is configured to perform wireless communication while the power reception module is not receiving the power.Type: ApplicationFiled: February 28, 2013Publication date: December 5, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hirotsugu KAJIHARA, Tomoya HORIGUCHI, Ichiro SETO, Toshiki MIYASAKA, Yoshinari KUMAKI, Kiyoshi TOSHIMITSU
-
Publication number: 20130324052Abstract: According to an embodiment, a wireless communication device includes a first wireless communication section, a wireless power receiving section and a wireless control section. The first wireless communication section is configured to transmit and receive a first wireless signal. The wireless power receiving section is configured to receive power by a second wireless signal. The wireless control section is configured to control the first wireless communication section according to a wireless power reception state of the wireless power receiving section. The wireless control section activates the first wireless communication section after wireless power reception by the wireless power receiving section is started.Type: ApplicationFiled: February 28, 2013Publication date: December 5, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kiyoshi TOSHIMITSU, Akira IRUBE, Mitsuru ONODERA, Toshiki MIYASAKA, Yoshinari KUMAKI, Tomoya HORIGUCHI, Hirotsugu KAJIHARA, Ichiro SETO
-
Patent number: 8576964Abstract: There is provided a radio receiver including: a first matched filter, a second matched filter, a first frame synchronization determining unit and a first phase determining unit. The first matched filter performs matching processing on the basis of N first tap coefficients and sign information of a received digital signal to obtain first output data. The second matched filter performs matching processing on the basis of M (M is a natural number smaller than the N) second tap coefficients, the sign information and amplitude information of the received digital to obtain second output data. The first frame synchronization determining unit determines a first frame synchronization timing of the received digital signal on the basis of the first output data. The first phase determining unit determines a first phase amount of the received digital signal on the basis of the second output data and the first frame synchronization timing.Type: GrantFiled: March 1, 2012Date of Patent: November 5, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Kentaro Taniguchi, Hirotsugu Kajihara
-
Patent number: 8536936Abstract: According to one embodiment, a power source controller has a first power source line supplied with a reference power source voltage, a second power source line connected to an internal circuit, a control circuit configured to control a connection between the first power source line and the second power source line, a control signal line connected to the control circuit, and configured to provide a control signal for controlling the connection, a transistor comprising a first terminal, a second terminal and a control terminal in the control circuit, the control terminal of the transistor being connected to the control signal line, a semiconductor substrate on which the transistor is formed, and first through third wires.Type: GrantFiled: September 13, 2011Date of Patent: September 17, 2013Assignee: Kabushiki Kaisha ToshibaInventors: Hirotsugu Kajihara, Tetsuya Fujita
-
Publication number: 20130034194Abstract: There is provided a radio receiver including: a first matched filter, a second matched filter, a first frame synchronization determining unit and a first phase determining unit. The first matched filter performs matching processing on the basis of N first tap coefficients and sign information of a received digital signal to obtain first output data. The second matched filter performs matching processing on the basis of M (M is a natural number smaller than the N) second tap coefficients, the sign information and amplitude information of the received digital to obtain second output data. The first frame synchronization determining unit determines a first frame synchronization timing of the received digital signal on the basis of the first output data. The first phase determining unit determines a first phase amount of the received digital signal on the basis of the second output data and the first frame synchronization timing.Type: ApplicationFiled: March 1, 2012Publication date: February 7, 2013Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Kentaro TANIGUCHI, Hirotsugu Kajihara
-
Publication number: 20120229190Abstract: According to one embodiment, a power source controller has a first power source line supplied with a reference power source voltage, a second power source line connected to an internal circuit, a control circuit configured to control a connection between the first power source line and the second power source line, a control signal line connected to the control circuit, and configured to provide a control signal for controlling the connection, a transistor comprising a first terminal, a second terminal and a control terminal in the control circuit, the control terminal of the transistor being connected to the control signal line, a semiconductor substrate on which the transistor is formed, and first through third wires.Type: ApplicationFiled: September 13, 2011Publication date: September 13, 2012Applicant: KABUSHIKI KAISHA TOSHIBAInventors: Hirotsugu Kajihara, Tetsuya Fujita
-
Patent number: 8214668Abstract: A synchronizing circuit includes an internal partial power supply interruption circuit section which can be subjected to a power supply interruption and includes a data transmission register configured to output data for controlling a power supply interruption and a clock enable control register configured to output an enable signal; an internal partial power supply interruption control circuit section configured to control a power supply interruption and includes a gated clock buffer configured to control a clock signal based on the enable signal, and a data reception register configured to take in data based on the controlled clock signal; and an isolation cell configured to output an output from the internal partial power supply interruption circuit section as a fixed value when the internal partial power supply interruption circuit section has been subjected to a power supply interruption.Type: GrantFiled: December 3, 2009Date of Patent: July 3, 2012Assignee: Kabushiki Kaisha ToshibaInventor: Hirotsugu Kajihara
-
Patent number: 8078837Abstract: A hardware engine control apparatus includes: a plurality of hardware engines (HWEs) connected by a control bus, each of the hardware engines executing a series of different kinds of processing; a host control device that outputs control commands for controlling operation of the HWEs to a subordinate control device; and the subordinate control device that has a register, in which the control commands from the host control device is sequentially set, and outputs the control commands set in the register to the control bus at timing based on a clock signal. The HWEs operate according to the control commands output from the subordinate control device.Type: GrantFiled: May 1, 2009Date of Patent: December 13, 2011Assignee: Kabushiki Kaisha ToshibaInventor: Hirotsugu Kajihara