Patents by Inventor Hiroyuki Murai
Hiroyuki Murai has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20070195053Abstract: A shift register circuit comprises a first transistor between a gate line output terminal and a clock terminal, a second transistor between the gate line output terminal and a first power supply terminal, a third transistor between a carry signal output terminal and the clock terminal and a fourth transistor between the carry signal output terminal and the first power supply terminal. Gates of the second and fourth transistors are connected to each other. A fifth transistor connected between a gate of the first transistor and a second power supply terminal and a sixth transistor connected between a gate of the third transistor and the second power supply terminal have gates both of which are connected to an input terminal. With this constitution, it is possible to suppress an influence between two synchronous output signals outputted from the shift register circuit.Type: ApplicationFiled: February 1, 2007Publication date: August 23, 2007Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Youichi Tobita, Hiroyuki Murai
-
Publication number: 20070172243Abstract: An image forming apparatus and a maintenance method thereof are provided to enable rotation and replacement of a peeling claw at a suitable timing before the peeling claw is deformed or damaged. Several peeling members are disposed in a width direction of a drum-shaped photoreceptor. Each peeling member is disposed with a peeling claw and a collision sensor detecting that the peeling claw collides with a sheet. A collision history value of each peeling claw is stored and managed based on a collision detection signal from the collision sensor; if the peeling claw reaching a preset rotation request value exists in the read collision history values of the peeling claws, a rotation request of the relevant peeling claw is reported; the collision history value of the rotated peeling claw is rewritten; and if the peeling claw reaching the rotation request value does not exist, a print process is performed.Type: ApplicationFiled: November 28, 2006Publication date: July 26, 2007Inventors: Hirokazu Yamauchi, Toshiki Takiguchi, Kazuhiro Matsuyama, Hiroyuki Murai
-
Publication number: 20070147573Abstract: A shift register includes, in the output stage, a first transistor connected between an output terminal and a first clock terminal and a second transistor connected between the output terminal and a first power terminal. Third and fourth transistors constitute an inverter which inverses the level of the gate of the second transistor and outputs it to the gate of the first transistor. An isolation circuit formed by fifth and sixth transistors is provided between the gate of the first transistor and the gate of the fourth transistor. The fifth transistor is diode-connected. When the gate of the first transistor becomes higher than the gate of the fourth transistor, the first and fourth transistors are electrically isolated from each other.Type: ApplicationFiled: September 18, 2006Publication date: June 28, 2007Applicant: MITSUBISHI ELECTRIC CORPORATIONInventors: Youichi Tobita, Hiroyuki Murai
-
Patent number: 7209057Abstract: Multi-bit input data is divided into at least a first bit group and a second bit group, and each of first sub-decode circuits selects one selection target signal/voltage from selection target signal/voltage group in accordance with the first bit group. Then, one signal/voltage is selected according to the second bit group from the signals/voltages selected by the first sub-decode circuits, and is transmitted to an output signal line. Each of second sub-decode circuits is formed of a single train of series switches, and only one of the switch train is made conductive to transmit a finally selected signal/voltage to the output signal line.Type: GrantFiled: March 16, 2006Date of Patent: April 24, 2007Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Ryuichi Hashido, Hiroyuki Murai
-
Publication number: 20070065166Abstract: An image forming apparatus for executing image forming process on a page by page basis including: a toner image forming section for producing a visible image formed of toner as a toner image on an image carrier; a transfer section which performs a transfer process for transferring the formed toner image onto a recording medium; a cleaning section which removes toner remaining on the image carrier after the transfer process; a waste toner storing section in which the removed toner is accumulated; and a waste toner amount detecting section which detects an amount of the toner accumulated in the waste toner storing section on the basis of at least three detection levels.Type: ApplicationFiled: September 21, 2006Publication date: March 22, 2007Applicant: Sharp Kabushiki KaishaInventors: Toshiki Takiguchi, Kazuhiro Matsuyama, Hirokazu Yamauchi, Hiroyuki Murai, Yuji Kumagai
-
Publication number: 20070046857Abstract: A liquid crystal display includes an organic EL backlight, a liquid crystal panel, a linear polarization reflector and an absorber spaced in parallel to each other. The particular arrangement is such that the organic EL backlight is held between the liquid crystal panel and the linear polarization reflector, and the linear polarization reflector is held between the organic EL backlight and the absorber. The organic EL backlight has a transparent substrate, a transparent electrode as an anode formed on the front surface of the transparent substrate, an organic EL layer and a transparent electrode as a cathode stacked in this order. The organic EL layer has an organic light emitting layer containing an organic EL material for generating emission of phosphorescence with an emission lifetime of 100 nsec to 1 msec.Type: ApplicationFiled: May 19, 2006Publication date: March 1, 2007Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventor: Hiroyuki MURAI
-
Patent number: 7162178Abstract: A timer clocks and accumulates time periods during each of which a recording sheet is transported or transfer bias is applied as transfer execution periods. When the accumulated value reaches a predetermined value, the timer outputs a time-up signal to a CPU and then clears the accumulated value. The CPU executes a cleaning operation at the time the time-up signal is inputted from the timer. In the cleaning operation, the CPU causes a high-voltage power source to apply cleaning bias to a transfer electrode roller while causing a high-voltage power source to apply delivery bias to an auxiliary cleaning roller, in order to return toner attracted to the auxiliary cleaning roller to a photosensitive drum via a transfer belt.Type: GrantFiled: December 1, 2004Date of Patent: January 9, 2007Assignee: Sharp Kabushiki KaishaInventors: Toshiki Takiguchi, Hiroshi Tachiki, Hirokazu Yamauchi, Hiroyuki Murai, Yoshiaki Masuda, Fumio Shimazu, Masashi Hirai
-
Publication number: 20060232450Abstract: Multi-bit input data is divided into at least a first bit group and a second bit group, and each of first sub-decode circuits selects one selection target signal/voltage from selection target signal/voltage group in accordance with the first bit group. Then, one signal/voltage is selected according to the second bit group from the signals/voltages selected by the first sub-decode circuits, and is transmitted to an output signal line. Each of second sub-decode circuits is formed of a single train of series switches, and only one of the switch train is made conductive to transmit a finally selected signal/voltage to the output signal line.Type: ApplicationFiled: March 16, 2006Publication date: October 19, 2006Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Ryuichi Hashido, Hiroyuki Murai
-
Publication number: 20060220587Abstract: A shift register has an output stage formed by a first transistor connected between an output terminal and a first clock terminal and a second transistor connected between the output terminal and a ground. Third and fourth transistors are connected in series between the gate of the first transistor (first node) and the ground. A second node between the third and fourth transistors is connected to a power source via a fifth transistor. The fifth transistor has its gate connected to the first node. Accordingly, when the third and fourth transistors are turned off to raise the first node in level, the fifth transistor is turned on, whereby a predetermined voltage is applied to the second node.Type: ApplicationFiled: October 26, 2005Publication date: October 5, 2006Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Youichi Tobita, Hiroyuki Murai
-
Publication number: 20060208775Abstract: A level shifter and a charge pump circuit are added, among cascade-connected unit frequency dividing circuits forming a frequency dividing circuit, to the unit frequency dividing circuit in the first stage. The charge pump circuit boosts an input voltage based on a dot clock signal, and supplies the booster voltage to the unit frequency dividing circuit in the first stage. The unit frequency dividing circuit in the first stage, which is driven by the booster voltage, attains an improved current driving capability. The improved current driving capability of the unit frequency dividing circuit in the first stage to which the dot clock signal of high frequency is input leads to a widened operating margin of the frequency dividing circuit.Type: ApplicationFiled: November 3, 2005Publication date: September 21, 2006Applicant: MITSUBISHI DENKI KABUSHIKI KAISHAInventors: Youichi Tobita, Seiichirou Mori, Hiroyuki Murai
-
Patent number: 7106403Abstract: A method of manufacturing a semitransparent display device includes the steps of forming a light shield film over a transparent display region on a transparent substrate, applying a photosensitive organic film over the transparent substrate coated with the light shield film, exposing and developing the photosensitive organic film to form a through hole extending through the photosensitive organic film in the transparent display region, removing the light shield film exposed through the through hole after forming the through hole, and forming a reflective film above the photosensitive organic film to form a reflective display region. Thereby, such a situation can be prevented that light reflected by a stage after passing through a TFT array substrate causes visible irregularities in thickness of an organic flattening film during exposure processing for forming the organic flattening film.Type: GrantFiled: June 19, 2003Date of Patent: September 12, 2006Assignees: Mitsubishi Denki Kabushiki Kaisha, Advanced Display Inc.Inventors: Hiroyuki Murai, Yasushi Matsui
-
Patent number: 7099601Abstract: An image forming apparatus includes an endless belt stretched over a plurality of rollers. The apparatus also includes a potential detecting device for detecting a potential of the endless belt. The detecting device is positioned downstream, along a sheet transport path, of a transfer position where the belt has direct contact with the image bearing member. The apparatus further includes a transferring member for transferring a toner image formed on the image bearing member to a sheet. An image forming process is halted when the potential detecting device does not detect a change in potential caused by presence of a sheet on the endless belt.Type: GrantFiled: October 3, 2005Date of Patent: August 29, 2006Assignee: Sharp Kabushiki KaishaInventors: Toshiki Takiguchi, Hiroyuki Murai, Yoshiaki Masuda, Noriaki Taguchi
-
Publication number: 20060082051Abstract: A sheet conveying device that facilitates solution of a jam of a sheet and which is capable of inhibiting shortening of life due to a jam is provided. A sheet having a bent leading end that is very likely to jam is positively made to jam at a blocking portion formed on an upstream side of an image forming station in a sheet conveying direction thereof. Consequently, it is possible to more easily perform an operation of solving a jam than in a case where a jam of the sheet occurs in the image forming station. Moreover, it is possible to prevent deterioration of the image forming station due to a jam, and inhibit shortening of the life of the image forming station resulting from a jam.Type: ApplicationFiled: October 18, 2005Publication date: April 20, 2006Inventors: Noriaki Taguchi, Toshiki Takiguchi, Hiroyuki Murai
-
Publication number: 20060072930Abstract: An image forming apparatus includes an endless belt stretched over a plurality of rollers. The apparatus also includes a potential detecting device for detecting a potential of the endless belt. The detecting device is positioned downstream, along a sheet transport path, of a transfer position where the belt has direct contact with the image bearing member. The apparatus further includes a transferring member for transferring a toner image formed on the image bearing member to a sheet. An image forming process is halted when the potential detecting device does not detect a change in potential caused by presence of a sheet on the endless belt.Type: ApplicationFiled: October 3, 2005Publication date: April 6, 2006Inventors: Toshiki Takiguchi, Hiroyuki Murai, Yoshiaki Masuda, Noriaki Taguchi
-
Publication number: 20060056885Abstract: Transfer roller(s) is/are such that either end thereof is formed from fibrous electrically conductive component(s) and such that cylindrical portion(s) in central region(s) is/are, for example, formed from metal roller-like structure(s), either fibrous electrically conductive component outer end being arranged so as to extend somewhat beyond either transfer/transport belt side. Furthermore, outside diameter(s) approximated by tips of respective individual fiber(s) of fibrous electrically conductive component(s) is/are somewhat larger than diameter(s) of metal roller-like structure(s). This makes it possible for electric field(s) to be applied, and for charging to occur, along the full width(s) of transfer/transport belt(s).Type: ApplicationFiled: September 12, 2005Publication date: March 16, 2006Inventors: Toshiki Takiguchi, Yoshiaki Masuda, Fumio Shimazu, Hiroyuki Murai, Hirokazu Yamauchi
-
Patent number: 6985340Abstract: A protection circuit described herein protects an LCD module from static electricity generated at a first positive power supply terminal in a process of manufacturing the LCD module. The protection circuit includes four diodes connected in series between a first node connected to the first positive power supply terminal and a second node receiving a reference potential, and a diode connected between the second and first nodes. When a first positive power supply voltage (10V) is applied to the first positive power supply terminal, the four diodes do not conduct. Therefore, a current consumption of the LCD module can accurately be measured.Type: GrantFiled: August 27, 2003Date of Patent: January 10, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Hiroyuki Murai
-
Patent number: 6982568Abstract: An LCD module includes: an odd-numbered data terminal for applying an odd-numbered data signal to each odd-numbered set of data lines through a first N-type TFT and a demultiplexer at inspection; an even-numbered data terminal for applying an even-numbered data signal to each even-numbered set of data lines through a second N-type TFT and the demultiplexer at inspection; and a control terminal for applying a control signal to gates of the first and second N-type TFTs at inspection. It is therefore possible to reduce the number of terminals to be used at inspection, thereby achieving a inspection device at low cost.Type: GrantFiled: August 21, 2003Date of Patent: January 3, 2006Assignee: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Hiroyuki Murai
-
Publication number: 20050264518Abstract: A liquid crystal display unit is divided into a plurality of blocks aligned in a horizontal direction. Each block has twenty-four source lines. A plurality of data buses are arranged corresponding to the plurality of blocks, respectively. Each data bus receives image data from a data terminal. Each data bus is arranged without crossing the other data buses. Each block receives the image data from the one data bus.Type: ApplicationFiled: May 3, 2005Publication date: December 1, 2005Applicant: Mitsubishi Denki Kabushiki KaishaInventors: Isao Nojiri, Hiroyuki Murai
-
Publication number: 20050244594Abstract: An image transfer device includes an image transfer electrode roller which is disposed face to face with a photosensitive drum with a printing sheet passing between the image transfer electrode roller and the photosensitive drum. The image transfer device is structured such that the image transfer electrode roller can be shifted back and forth along a transport direction of the printing sheet. A voltage is applied to the image transfer electrode roller to create an image transfer electric field between the image transfer electrode roller and the photosensitive drum for transferring a toner image formed on the photosensitive drum onto the printing sheet. The image transfer electrode roller is brought to one of different positions along a transport direction of the printing sheet selected according to information on properties of the printing sheet and transfers the toner image onto the printing sheet at that position.Type: ApplicationFiled: April 28, 2005Publication date: November 3, 2005Inventors: Fumio Shimazu, Toshiki Takiguchi, Hiroyuki Murai, Yoko Sawa
-
Patent number: 6961042Abstract: A liquid crystal display device driven with low power consumption while maintaining display quality includes first vertical scanning lines and horizontal scanning lines on a substrate in a matrix; first switching units connected to the horizontal scanning lines and controllable by the first vertical scanning lines; control capacitor elements for holding control signals on the horizontal scanning lines connected to the first switching units; and second switching units connecting pixel signal lines and pixel electrodes together to write potentials on the pixel signal lines into the pixel electrodes, the second switching units being connected to the control capacitor elements.Type: GrantFiled: November 30, 2000Date of Patent: November 1, 2005Assignee: Mitsubishi Denki Kabushiki KaishaInventor: Hiroyuki Murai