Patents by Inventor Hiroyuki Yamane
Hiroyuki Yamane has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11942495Abstract: A semiconductor device includes a semiconductor chip, a circuit board, a heat releasing plate, an adhesive member, and a conductive member. The circuit board transmits a signal of the semiconductor chip. The heat releasing plate has the semiconductor chip disposed thereon, and has an opening in a region on the outer side of a semiconductor chip placement region that is a region in which the semiconductor chip is disposed. The adhesive member is disposed in a region on the outer side of the opening on a different surface of the heat releasing plate from the surface on which the semiconductor chip is disposed, and bonds the circuit board and the heat releasing plate to each other. The conductive member connects the semiconductor chip and the circuit board to each other via the opening.Type: GrantFiled: June 21, 2019Date of Patent: March 26, 2024Assignee: SONY SEMICONDUCTOR SOLUTIONS CORPORATIONInventors: Daisuke Chino, Hiroyuki Shigeta, Shigekazu Ishii, Koyo Hosokawa, Hirohisa Yasukawa, Mitsuhito Kanatake, Kosuke Hareyama, Yutaka Ootaki, Kiyohisa Sakai, Atsushi Tsukada, Hirotaka Kobayashi, Ninao Sato, Yuki Yamane
-
Patent number: 6908857Abstract: A method for manufacturing a semiconductor device having on a silicon substrate semiconductor elements and aluminum (Al) alloy wiring leads as electrically connected thereto is disclosed. The method includes the steps of forming on the silicon substrate an Al alloy layer containing therein copper (Cu), and forming on the Al alloy layer a titanium nitride (TiN) film with enhanced chemical reactivity by using sputtering techniques while applying thereto a DC power of 5.5 W/cm2 or less. Fabrication of such reactivity-rich TiN film on the Al alloy layer results in a reaction layer of Al and Ti being subdivided into several spaced-apart segments. In this case, the reaction layer hardly serves as any diffusion path; thus, it becomes possible to prevent Cu as contained in the Al alloy layer from attempting to outdiffuse with the reaction layer being as its diffusion path.Type: GrantFiled: September 9, 2003Date of Patent: June 21, 2005Assignee: Denso CorporationInventors: Kazuo Akamatsu, Yoshihiko Isobe, Hiroyuki Yamane
-
Publication number: 20040046266Abstract: A method for manufacturing a semiconductor device having on a silicon substrate semiconductor elements and aluminum (Al) alloy wiring leads as electrically connected thereto is disclosed. The method includes the steps of forming on the silicon substrate an Al alloy layer containing therein copper (Cu), and forming on the Al alloy layer a titanium nitride (TiN) film with enhanced chemical reactivity by using sputtering techniques while applying thereto a DC power of 5.5 W/cm2 or less. Fabrication of such reactivity-rich TiN film on the Al alloy layer results in a reaction layer of Al and Ti being subdivided into several spaced-apart segments. In this case, the reaction layer hardly serves as any diffusion path; thus, it becomes possible to prevent Cu as contained in the Al alloy layer from attempting to outdiffuse with the reaction layer being as its diffusion path.Type: ApplicationFiled: September 9, 2003Publication date: March 11, 2004Inventors: Kazuo Akamatsu, Yoshihiko Isobe, Hiroyuki Yamane
-
Patent number: 6650017Abstract: A method for manufacturing a semiconductor device having on a silicon substrate semiconductor elements and aluminum (Al) alloy wiring leads as electrically connected thereto is disclosed. The method includes the steps of forming on the silicon substrate an Al alloy layer containing therein copper (Cu), and forming on the Al alloy layer a titanium nitride (TiN) film with enhanced chemical reactivity by using sputtering techniques while applying thereto a DC power of 5.5 W/cm2 or less. Fabrication of such reactivity-rich TiN film on the Al alloy layer results in a reaction layer of Al and Ti being subdivided into several spaced-apart segments. In this case, the reaction layer hardly serves as any diffusion path; thus, it becomes possible to prevent Cu as contained in the Al alloy layer from attempting to outdiffuse with the reaction layer being as its diffusion path.Type: GrantFiled: August 11, 2000Date of Patent: November 18, 2003Assignee: Denso CorporationInventors: Kazuo Akamatsu, Yoshihiko Isobe, Hiroyuki Yamane
-
Patent number: 6348735Abstract: The purpose of the present invention is to obtain an electrode wiring structure for semiconductor devices that can suppress the occurrence of Al voids inside aluminum alloy wiring without regard to the orientation of such aluminum alloy wiring. An interlayer insulator film 11, a titanium layer 12, a titanium nitride layer 13 that serves as the barrier layer, an aluminum alloy wiring layer 15 and a protective film 18 are formed on top of the silicon substrate 10 to compose the electrode structure. In this case, a distortion relaxation layer 14, with a film thickness of approximately over 10 nm and which is an intermetallic compound that includes aluminum and titanium in its composition, is formed in between the titanium nitride layer 13 and the aluminum alloy wiring layer 15. Because of this distortion relaxation layer, for every wiring width of 1 &mgr;m, the number of Al voids with widths of over 0.3 &mgr;m is practically reduced to 0.Type: GrantFiled: January 14, 2000Date of Patent: February 19, 2002Assignee: Nippondenso Co., Lt.Inventors: Tooru Yamaoka, Atsushi Komura, Takeshi Yamauchi, Yoshihiko Isobe, Hiroyuki Yamane
-
Patent number: 6337249Abstract: A semiconductor device having an enhancement-type MOS structure which can prevent large leakage current is disclosed. A high-concentration region for threshold-value regulation use formed in a channel region below a gate electrode in an enhancement-type transistor is caused to be contiguous with a source region and not contiguous with a drain region. Herein, the distance between the high-concentration region and the drain region is set so as to preclude the depletion layer extending from the drain region side from reaching the high-concentration region. Therefore, the electrical field in the depletion layer does not become the critical field which causes avalanche or Zener breakdown, and so leakage current can be caused to be reduced.Type: GrantFiled: November 20, 2000Date of Patent: January 8, 2002Assignee: NipponDenso Co., Ltd.Inventors: Hiroyuki Yamane, Yasushi Higuchi, Mitsutaka Katada, Noriyuki Iwamori, Tsutomu Kawaguchi, Takeshi Kuzuhara
-
Patent number: 6066891Abstract: The purpose of the present invention is to obtain an electrode wiring structure for semiconductor devices that can suppress the occurrence of Al voids inside aluminum alloy wiring without regard to the orientation of such aluminum alloy wiring. An interlayer insulator film 11, a titanium layer 12, a titanium nitride layer 13 that serves as the barrier layer, an aluminum alloy wiring layer 15 and a protective film 18 are formed on top of the silicon substrate 10 to compose the electrode structure. In this case, a distortion relaxation layer 14, with a film thickness of approximately over 10 nm and which is an intermetallic compound that includes aluminum and titanium in its composition, is formed in between the titanium nitride layer 13 and the aluminum alloy wiring layer 15. Because of this distortion relaxation layer, for every wiring width of 1 .mu.m, the number of Al voids with widths of over 0.3 .mu.m is practically reduced to 0.Type: GrantFiled: February 19, 1997Date of Patent: May 23, 2000Assignee: Nippondenso Co., LtdInventors: Tooru Yamaoka, Atsushi Komura, Takeshi Yamauchi, Yoshihiko Isobe, Hiroyuki Yamane
-
Patent number: 5675167Abstract: A semiconductor device having an enhancement-type MOS structure which can prevent large leakage current is disclosed. A high-concentration region for threshold-value regulation use formed in a channel region below a gate electrode in an enhancement-type transistor is caused to be contiguous with a source region and not contiguous with a drain region. Herein, the distance between the high-concentration region and the drain region is set so as to preclude the depletion layer extending from the drain region side from reaching the high-concentration region. Therefore, the electrical field in the depletion layer does not become the critical field which causes avalanche or Zener breakdown, and so leakage current can be caused to be reduced.Type: GrantFiled: November 24, 1995Date of Patent: October 7, 1997Assignee: Nippondenso Co., Ltd.Inventors: Hiroyuki Yamane, Yasushi Higuchi, Mitsutaka Katada, Noriyuki Iwamori, Tsutomu Kawaguchi, Takeshi Kuzuhara
-
Patent number: 5342802Abstract: A high withstanding voltage MIS transistor, including an offset region and a double offset region in a region of a semiconductor substrate. The region of the semiconductor substrate has a first conductivity type. The offset region connects to a drain region, and has a second conductivity type. An impurity concentration of the offset region is lower than that of the drain region. The double offset region has the first conductivity type. At least a portion of the double offset region overlaps with the offset region. An impurity concentration of the double offset region is higher than that of the region of the semiconductor substrate. The disclosed structure has an improved current gain of the MIS transistor is improved.A method of manufacturing a CMOS having such a MIS transistor decreases the number of the manufacturing steps because the double offset region of a first conductivity type channel MIS transistor and the offset region of a second conductivity type channel MIS transistor are simultaneously formed.Type: GrantFiled: February 24, 1993Date of Patent: August 30, 1994Assignee: Nippondenso Co., Ltd.Inventors: Ryoichi Kubokoya, Hiroyuki Yamane, Yasushi Higuchi
-
Patent number: 5216272Abstract: A high withstanding voltage MIS transistor, including an offset region and a double offset region in a region of a semiconductor substrate. The region of the semiconductor substrate has a first conductivity type. The offset region connects to a drain region, and has a second conductivity type. An impurity concentration of the offset region is lower than that of the drain region. The double offset region has the first conductivity type. At least a portion of the double offset region overlaps with the offset region. An impurity concentration of the double offset region is higher than that of the region of the semiconductor substrate. The disclosed structure has an improved current gain of the MIS transistor is improved.Type: GrantFiled: April 3, 1991Date of Patent: June 1, 1993Assignee: Nippondenso Co., Ltd.Inventors: Ryoichi Kubokoya, Hiroyuki Yamane, Yasushi Higuchi
-
Patent number: 5036019Abstract: A method of producing a MIS transistor such as a MOS transistor has a P type and an N type channel transistors. P type and N type well regions are provided with the N type and the P type channel transistors, respectively. Both the P type and the N type well regions are covered with an insulating film on which gate electrodes are formed in a predetermined pattern by means of a photo-resist. This photo-resist is used as a channelling block layer when an N type impurity is implanted into the P type well region near the gate electrode so as to form an N type diffusion layer. As a result, the photo-resist prevents the N type impurity from channelling into the gate electrode so that a leak current does not occur within the P type well region of the N type channel transistor.Type: GrantFiled: June 13, 1990Date of Patent: July 30, 1991Assignee: Nippondenso Co., Ltd.Inventors: Hiroyuki Yamane, Yasushi Higuchi
-
Patent number: 5019526Abstract: A method of manufacturing a semiconductor apparatus having a plurality of elements formed on a substrate comprises forming a pad oxidized film on the surface of the semiconductor substrate, forming a pattern of silicon nitride film to coat device areas on the pad oxidized film, and injecting boron ions into that surface of the pad oxidized film where no silicon nitride film is present, thereby to form a channel stopper region. Using the pattern of the silicon nitride film as a mask, a heat oxidized film is then formed on an elements separating region by heat oxidization, and ions of Si, N, C, or the like are injected into the surface of the heat oxidized film with such an acceleration energy that the ions are not injected into the silicon nitride film thereby to change the quality of the heat oxidized film.Type: GrantFiled: September 26, 1988Date of Patent: May 28, 1991Assignee: Nippondenso Co., Ltd.Inventors: Hiroyuki Yamane, Yasushi Higuchi, Tetsuo Fujii
-
Patent number: 4924277Abstract: In a MIS transistor device, a gate electrode is formed on a first conductivity-type well region formed in a semiconductor substrate. By implanting impurities with the gate electrode and an element-isolating region made up of a field insulating film as a mask, an N-type diffusion layer having a higher impurity concentration than the first conductivity-type well region is formed on the sides of the gate electrode. A second conductivity-type diffusion layer of a first impurity concentration higher than the N-type diffusion layer is formed with a smaller width than the N-type diffusion layer in the N-type diffusion layer formed on one side of the gate electrode. A second conductivity-type diffusion layer of a second high concentration is formed with a smaller width than the N-type diffusion layer in the N-type diffusion layer formed on the other side of the gate electrode.Type: GrantFiled: April 20, 1989Date of Patent: May 8, 1990Assignee: Nippondenso Co., Ltd.Inventors: Hiroyuki Yamane, Yasushi Higuchi, Tetsuo Fujii
-
Patent number: 4297503Abstract: 2-Chloro-4-N-(.beta.-diethylaminoethyl)aminocarbonyl-5-methoxybenzamide of the formula, ##STR1## a process for their preparation and a process for preparing metoclopramide of the formula, ##STR2## using the above described 2-chloro-4-N-(.beta.-diethylaminoethyl)aminocarbonyl-5-methoxybenzamide.Type: GrantFiled: September 26, 1980Date of Patent: October 27, 1981Assignee: Asahi Kasei Kogyo Kabushiki KaishaInventors: Joji Nishikido, Nobuhiro Tamura, Yohei Fukuoka, Hiroyuki Yamane
-
Patent number: 4250110Abstract: 2-Chloro-4-N-(.beta.-diethylaminoethyl)aminocarbonyl-5-methoxy-benzamide of the formula, ##STR1## a process for their preparation and a process for preparing metoclopramide of the formula, ##STR2## using the above described 2-chloro-4-N-(.beta.-diethylaminoethyl)aminocarbonyl-5-methoxybenzamide.Type: GrantFiled: July 19, 1979Date of Patent: February 10, 1981Assignee: Asahi Kasei Kogyo Kabushiki KaishaInventors: Joji Nishikido, Nobuhiro Tamura, Yohei Fukuoka, Hiroyuki Yamane
-
Patent number: 4122797Abstract: The present invention is directed to an ultrasonic sound source made up of diaphragms composed of rectangular plates adapted, in dimensions, to vibrate in a stripes mode, and mounted, in spaced relation and in multiple stages, on a longitudinal resonance rod which is connected to the horn of the vibrator to produce the ultrasonic waves above the audio-frequency. Thus, an intense ultrasonic sound source which is free from noises and is superior in radiation efficiency is provided.Type: GrantFiled: October 1, 1976Date of Patent: October 31, 1978Assignee: Kurashiki Boseki Kabushiki KaishaInventors: Masatada Kawamura, Hiroyuki Yamane