Patents by Inventor Hongwei Song
Hongwei Song has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 9048879Abstract: An error correction system includes an iterative code that employs an interleaved component code and an embedded parity component code. In some embodiments, on the transmission side, input signals received at an input node are encoded based on the interleaved code, which encodes an interleaved version of the input data to produce a first set of codewords. At least a portion of the first set of codewords preferably is divided into a plurality of symbols which are encoded based on the embedded parity code to provide encoded data. Similarly, in some embodiments, on the receiving side, received data are detected to produce detected information and soft outputs. The detected information is decoded based on the embedded parity code to obtain decoded information. The decoded information preferably is used, together with other soft information, by an interleaved decoder to generate reliability metrics for biasing a subsequent decoding iteration.Type: GrantFiled: August 15, 2012Date of Patent: June 2, 2015Assignee: Marvell International Ltd.Inventors: Shaohua Yang, Zining Wu, Gregory Burd, Xueshi Yang, Hongwei Song, Nedeljko Varnica
-
Patent number: 9026894Abstract: A channel decoder includes a demodulator, a filter, a detector module, and first and second circuits. The demodulator receives an input signal based on data read from a storage medium, and demodulates the input signal to generate a data signal. The filter generates equalized data based on the data signal. The detector module executes a Viterbi algorithm based on the equalized data to generate estimates of data originally stored in the storage medium, and based on the execution of the Viterbi algorithm, generates a first and second sets of depths. The first set of depths includes depths larger than depths in the second set of depths. The first circuit generates a first error signal based on the first set of depths. The second circuit generates a second error signal based on the second set of depths. The filter generates the equalized data based on the first and second error signals.Type: GrantFiled: April 1, 2013Date of Patent: May 5, 2015Assignee: Marvell International Ltd.Inventors: Hongwei Song, Zining Wu
-
Patent number: 8996597Abstract: Various embodiments of the present invention provide apparatuses and methods for filtering a digital signal with a Nyquist constrained digital finite impulse response filter. For example, an apparatus for filtering digital data is disclosed that includes a digital finite impulse response filter having a plurality of taps. The apparatus also includes a tap weight controller connected to the digital finite impulse response filter, operable to adjust a tap weight for each of a subset of the taps such that a magnitude of a Nyquist response of the digital finite impulse response filter remains within a constraint range.Type: GrantFiled: October 12, 2011Date of Patent: March 31, 2015Assignee: LSI CorporationInventors: Yu Liao, Hongwei Song, Jingfeng Liu, Haotian Zhang
-
Patent number: 8873614Abstract: A system including a storage medium, a demodulator, and a decoder. The demodulator is configured to receive an input signal from the storage medium and demodulate the input signal. The decoder is configured to estimate data stored in the storage medium by decoding the demodulated input signal to provide an output signal. The decoder includes a filter and first and second processors. The filter is configured to generate a first equalized signal based on the output signal. The first processor is configured to, based on the first equalized signal and a first Viterbi algorithm, generate a first estimate of the data and an estimate of noise. The second processor is configured to generate a second estimate of the data based on the first estimate of the data, the estimate of the noise, and a second Viterbi algorithm. The output signal includes the second estimate of the data.Type: GrantFiled: November 25, 2013Date of Patent: October 28, 2014Assignee: Marvell International Ltd.Inventors: Hongwei Song, Zining Wu, Shaohua Yang
-
Patent number: 8873176Abstract: A system for identifying and compensating for non-linear transition shift in a magnetic medium data storage device is disclosed. The non-linear transition shift compensation system includes a non-linear transition shift estimation module adapted to generate non-linear transition shift estimates for specific bit patterns. The system further includes a pre-compensation module adapted to adjust the temporal spacing of binary transitions written to the magnetic medium based on the non-linear transition shift estimates generated by the non-linear transition shift estimation module for specific bit patterns corresponding to bit patterns appearing in the data being written to the magnetic medium.Type: GrantFiled: January 18, 2013Date of Patent: October 28, 2014Assignee: Marvell International Ltd.Inventors: Hongwei Song, Ke Han, Michael Madden, Zining Wu
-
Patent number: 8854753Abstract: Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit having a data detection circuit is disclosed that includes: a scaling circuit, a soft output calculation circuit, and a factor calculation circuit. The scaling circuit is operable to scale a branch metric value by a scaling factor to yield a scaled output. The soft output calculation circuit is operable to calculate a soft output based at least in part on the scaled output. The factor calculation circuit operable to modify the scaling factor based at least in part on the soft output.Type: GrantFiled: March 17, 2011Date of Patent: October 7, 2014Assignee: LSI CorporationInventors: Weijun Tan, Hongwei Song, Kelly Fitzpatrick
-
Patent number: 8838660Abstract: Various embodiments of the present invention provide systems and methods for reducing filter sensitivities. As an example, reduced sensitivity filter circuits are discussed that include a digital filter and a filter tap adaptation circuit. The digital filter is operable to filter a received input based at least in part on a plurality of filter taps, and to provide a filtered output. The filter tap adaptation circuit is operable to receive an error value and a weighting control value, and to adaptively calculate at least one of the filter taps using the error value and the weighting control value.Type: GrantFiled: December 20, 2010Date of Patent: September 16, 2014Assignee: LSI CorporationInventors: Yu Liao, Hongwei Song, Lingyan Sun
-
Publication number: 20140233130Abstract: Various embodiments of the present invention provide systems and methods for estimating noise components in a received signal set. For example, one embodiment of the present invention provides a noise estimation circuit that includes a data detector circuit and a noise component calculation circuit. The data detector circuit receives a series of data samples and provides a detected output, and the noise component calculation circuit provides an electronics noise power output and a media noise power output each calculated based at least in part on the detected output and the series of data samples.Type: ApplicationFiled: April 23, 2014Publication date: August 21, 2014Applicant: LSI CorporationInventors: George Mathew, Shaohua Yangca, Yuan Xing Li, Hongwei Song
-
Patent number: 8743936Abstract: Various embodiments of the present invention provide systems and methods for estimating noise components in a received signal set. For example, one embodiment of the present invention provides a noise estimation circuit that includes a data detector circuit and a noise component calculation circuit. The data detector circuit receives a series of data samples and provides a detected output, and the noise component calculation circuit provides an electronics noise power output and a media noise power output each calculated based at least in part on the detected output and the series of data samples.Type: GrantFiled: January 5, 2010Date of Patent: June 3, 2014Assignee: LSI CorporationInventors: George Mathew, Shaohua Yang, Yuan Xing Lee, Hongwei Song
-
Patent number: 8675298Abstract: Various embodiments of the present invention provide systems and methods for data processing. For example, some embodiments of the present invention provide data processing circuits that include both a main data processing circuit and an adaptive setting determination circuit. The main data processing circuit receives a series of data samples and includes: an equalizer circuit and a data detector circuit. The equalizer circuit receives the series of data samples and provides an equalized output. The equalizer circuit is controlled at least in part by a coefficient. The data detector circuit receives the equalizer output and provides a main data output based at least in part on a target. The adaptive setting determination circuit receives the series of data samples and the main data output, and operates in parallel with the main data processing circuit to adaptively determine the coefficient and the target.Type: GrantFiled: January 9, 2009Date of Patent: March 18, 2014Assignee: LSI CorporationInventors: Jingfeng Liu, Hongwei Song
-
Patent number: 8670955Abstract: Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit is disclosed that includes: a data detector circuit, a calibration circuit, and an enable circuit. The data detector circuit is operable to apply a data detection algorithm to a data input to yield a detected output based at least in part on control values. The calibration circuit operable to update the control values based at least in part on the data input, the detected output, and a calibration circuit enable. The calibration circuit enable is generated by the enable circuit based at least in part on the detected output.Type: GrantFiled: April 15, 2011Date of Patent: March 11, 2014Assignee: LSI CorporationInventors: Lingyan Sun, Hongwei Song, Jingfeng Liu
-
Patent number: 8670198Abstract: A method for detecting a data sequence includes generating a first sample stream, which is a time-sequenced digital signal associated with samples of an analog signal. The first sample stream is interpolated to generate a second sample stream with a different phase. The first sample stream is equalized to generate a first equalized sample stream. The second sample stream is equalized to generate a second equalized sample stream. The first and second equalized sample streams are processed to estimate the second equalized sample stream. The first equalized sample stream is filtered to generate a first set of noise sample streams. The estimated second equalized sample stream is filtered to generate a second set of noise sample streams. The first set and the second set of noise sample streams are diversity combined to generate a set of combined noise sample streams. A data sequence is detected using the combined noise sample streams.Type: GrantFiled: February 13, 2013Date of Patent: March 11, 2014Assignee: LSI CorporationInventors: Yu Liao, Hongwei Song, Haitao Xia
-
Patent number: 8665544Abstract: Various embodiments of the present invention provide systems and methods for data processing. As an example, a data processing circuit is disclosed that includes a codeword detector circuit operable to apply a codeword based data detection algorithm to a data input corresponding to an encoded servo data region to yield a detected output, and a servo address mark processing circuit operable to identify a pre-defined pattern in the detected output.Type: GrantFiled: May 3, 2011Date of Patent: March 4, 2014Assignee: LSI CorporationInventors: Xia Haitao, Xun Zhang, Shaohua Yang, Hongwei Song
-
Patent number: 8634286Abstract: A system and method are provided to detect defects in a data storage medium by sampling data read from the data storage medium. Time referenced samples of data read from the data storage medium are equalized to mediate the effects of channel noise and the equalized samples are decoded by a decoder, such as a Viterbi decoder. The decoded signal is then reconstructed through a reconstruction filter to approximate the equalized signal. The equalized data signal and the reconstructed data signal are then combined and compared in a bit-by-bit deconstruction scheme to determine, based on a variation between the signal elements, that a defect exists on the data storage medium. Additional action is then taken to mediate the effects of attempting to process corrupted data based on the defect by isolating the defective bit.Type: GrantFiled: November 13, 2012Date of Patent: January 21, 2014Assignee: Marvell International Ltd.Inventors: Shaohua Yang, Hongwei Song, Zining Wu, Xueshi Yang, Hongxin Song
-
Patent number: 8605381Abstract: Various embodiments of the present invention provide systems and methods for phase compensated harmonic sensing. For example, a circuit for harmonics calculation is disclosed that includes a phase difference estimation circuit and a phase offset compensation circuit. The harmonic calculation circuit is operable to calculate a first harmonic based on a periodic data pattern and a second harmonic based on the periodic data pattern. The phase difference estimation circuit operable to calculate a phase difference between the first harmonic and the second harmonic. The phase offset compensation circuit operable to align the second harmonic with the first harmonic to yield an aligned harmonic.Type: GrantFiled: September 3, 2010Date of Patent: December 10, 2013Assignee: LSI CorporationInventors: George Mathew, Pradeep Padukone, Hongwei Song, Suharli Tedja
-
Patent number: 8594246Abstract: A circuit includes a first Viterbi detector configured to generate a first estimate signal based on an equalized signal. The first estimate signal includes preliminary non-return-to-zero data estimates. A first filter is configured to generate a first filtered signal based on a preliminary decision signal. The preliminary decision signal is generated based on the first estimate signal. A second Viterbi detector is in communication with the first Viterbi detector. The second Viterbi detector is configured to generate a final decision signal based on a sum of (i) a delayed version of the equalized signal, and (ii) the first filtered signal, wherein the final decision signal comprises final non-return-to-zero estimates.Type: GrantFiled: December 22, 2011Date of Patent: November 26, 2013Assignee: Marvell International Ltd.Inventors: Hongwei Song, Zining Wu, Shaohua Yang
-
Patent number: 8537883Abstract: A system for removing low frequency offset distortion from a digital signal, the system comprising an analog-to-digital converter to convert an analog frequency signal associated with an optical storage medium to a digital frequency signal; an equalizer to equalize the digital frequency signal; an estimator to estimate a low frequency offset distortion of the digital frequency signal; a compensator to substantially cancel the low frequency offset distortion of the digital frequency signal from the equalized digital frequency signal using the estimate; and a decoder to decode the equalized digital frequency signal having the low frequency offset distortion substantially cancelled therefrom.Type: GrantFiled: February 3, 2012Date of Patent: September 17, 2013Assignee: Marvell International Ltd.Inventors: Jingfeng Liu, Hongwei Song, Jin Xie
-
Patent number: 8522120Abstract: Systems and methods for out of order memory management.Type: GrantFiled: December 5, 2012Date of Patent: August 27, 2013Assignee: LSI CorporationInventors: Lingyan Sun, Hongwei Song, YuanXing Lee
-
Patent number: 8516348Abstract: Various embodiments of the present invention provide systems and methods for detecting storage medium defects. As one example, a media defect detection system is disclosed that includes a data detector circuit that applies a detection algorithm to the data input and provides a hard output and a soft output. A first circuit combines a first derivative of the hard output with a derivative of the data input to yield a first combined signal. A second circuit combines a second derivative of the hard output with a derivative of the first combined signal to yield a second combined signal. A third circuit combines a derivative of the soft output with the second combined signal and a threshold value to yield a defect signal.Type: GrantFiled: June 13, 2012Date of Patent: August 20, 2013Assignee: AGERE Systems Inc.Inventors: Weijun Tan, Hongwei Song, Shaohua Yang
-
Patent number: 8451158Abstract: Various embodiments of the present invention provide systems, apparatuses and methods for performing analog to digital conversion. For example, an analog to digital converter circuit is discussed that includes an analog input, a number of analog to digital converters and a generalized beamformer. The analog to digital converters are operable to receive the analog input and to yield a number of digital streams. Each of the analog to digital converters samples the analog input with different phase offsets. The generalized beamformer is operable to weight and combine the digital streams to yield a digital output.Type: GrantFiled: June 30, 2011Date of Patent: May 28, 2013Assignee: LSI CorporationInventors: Yu Liao, Hongwei Song