Patents by Inventor Horst Diewald
Horst Diewald has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20140089641Abstract: A processor includes a plurality of execution units. At least one of the execution units is configured to repeatedly execute a first instruction based on a first field of the first instruction indicating that the first instruction is to be iteratively executed.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Horst Diewald, Johann Zipperer
-
Publication number: 20140089646Abstract: A processor includes a plurality of execution units. Each of the execution units includes a status register configured to store a value indicative of state of the execution unit. At least one of the execution units is configured to execute a complex instruction that requires multiple instruction cycles to execute. The at least one of the execution units is also configured to interrupt execution of the complex instruction to execute a different instruction, and resume, based on the value stored in the status register, execution of the complex instruction at the point interrupted after execution of the different instruction.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Horst DIEWALD, Johann ZIPPERER
-
Publication number: 20140089645Abstract: A processor includes a plurality of execution units. Each of the execution units includes processing logic configured to process data, and registers accessible by the processing logic. At least one of the execution units is configured to execute a first instruction that causes the at least one execution unit to: route a value from a first register of the registers of one of the execution units to the processing logic of one of the execution units, to process the value in the processing logic to generate a result, and to store the result in a second register of the registers of one of the execution units. At least one of the first register, the second register, and the processing logic are located in a different one of the execution units from the at least one of the execution units.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Horst Diewald, Johann Zipperer
-
Publication number: 20140089640Abstract: A processor includes a plurality of execution units. At least one of the execution units is configured to execute a complex instruction that requires multiple instruction cycles to execute, and to enforce atomic execution of the complex instruction during a first-portion of the multiple instruction cycles required to execute the complex instruction. The at least one of the execution units is further configured to enable execution of the complex instruction to be interrupted for execution of a different instruction by the at least one execution unit during execution of a second portion of the multiple instruction cycles. The first portion and the second portion are non-overlapping.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Horst Diewald, Johann Zipperer
-
Publication number: 20140089639Abstract: A processor includes a plurality of execution units. At least one of the execution units is configured to determine, based on a field of a first instruction, a number of additional instructions to execute in conjunction with the first instruction and prior to execution of the first instruction.Type: ApplicationFiled: September 27, 2012Publication date: March 27, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Horst DIEWALD, Johann ZIPPERER
-
Publication number: 20140047247Abstract: A power mode control system for microprocessors offers an unlimited variety of hardware-supported power modes that may satisfy any operating scenario. The microprocessor unit comprises a register that contains particular bit fields for defining selectable power modes. The particular bit fields in the register define pointers to a power mode defining register. Each pointer selects a corresponding bit field in the power mode defining register. The bits in the bit fields of the power mode defining register either directly control a power mode of at least one functional or peripheral blocks of the unit; or they are pointers to a further power mode defining register and the bits in the bit fields of the further power mode defining register directly control a power mode of at least one functional or peripheral blocks of the unit.Type: ApplicationFiled: May 3, 2010Publication date: February 13, 2014Applicant: TEXAS INSTRUMENTS INCORPORATEDInventors: Volker Rzehak, Horst Diewald
-
Publication number: 20130031154Abstract: A self-timed multiplier unit includes a multiplier and a clock generator. The multiplier has a first set of semiconductor circuits in a critical path. The clock generator has a second set of semiconductor circuits configured to control a clock period of said clock generator selected to set a clock period longer than the propagation delay through the critical path of the multiplier. The clock generator may include a delay circuit having a delay to set the clock period longer than the propagation delay through the critical path of said multiplier. The clock generator uses circuit with identical logical design including the same standard cells, the same logic design or the same floor plan. Close matching of these circuit causes the multiplier and the clock generator to experience the same PVT speed variations.Type: ApplicationFiled: July 27, 2012Publication date: January 31, 2013Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Christian Wiencke, Horst Diewald
-
Patent number: 8234430Abstract: An embedded microcontroller system comprises a central processing unit, a system controller for receiving and handling an interrupt, a register having storage locations containing sets of predefined system data for different operating conditions of the system assigned to the interrupts coupled to set a system configuration. The system data in the register is defined and stored before receipt of an interrupt. On receipt of an interrupt the system controller transmits a selection signal to the register. The register selects a predefined storage location assigned to the received interrupt. The corresponding system configuration data is used to control system configuration of the embedded microcontroller system, such as allocation of CPU time to virtual CPUs and selection of clock frequency or power voltage for modules.Type: GrantFiled: December 17, 2009Date of Patent: July 31, 2012Assignee: Texas Instruments IncorporatedInventors: Johann Zipperer, Horst Diewald
-
Patent number: 8225155Abstract: An electronic device comprises a processing stage, a JTAG port including a test data input pin (TDI), a test data output pin (TDO), a test mode select pin (TMS), a test clock pin (TCK), and a test access port (TAP) controller having a data register (DR) shift state and an instruction register shift (IR) state. The electronic device operates in a scan event mode automatically mapped an incoming event to the TDO pin.Type: GrantFiled: March 5, 2010Date of Patent: July 17, 2012Assignee: Texas Instruments IncorporatedInventors: Horst Diewald, Volker Rzehak, Johann Zipperer
-
Patent number: 8185774Abstract: The present invention is an electronic device comprising a counter driven by an input clock signal for counting clock cycles and providing most significant bits of a count. A clock signal generating stage provides a first set of phase shifted clock signals having m different phases. The electronic device determines n least significant bits of the count of the counter from the logic states of the first set of m phase shifted clock signals.Type: GrantFiled: May 14, 2009Date of Patent: May 22, 2012Assignee: Texas Instruments IncorporatedInventors: Horst Diewald, Joerg Schreiner
-
Patent number: 7906999Abstract: The present invention is applicable to an electronic device including a master, a slave, a bus coupling the master and the slave and a clock generator for providing a system clock to the master and slave. The clock generator determines whether the received data is correct on a cycle-by-cycle basis. The clock generator suppresses an edge of a next clock cycle of the system clock signal if the data is not to be correct. The clock generator allows the edge of a next clock cycle of the system clock signal if the data is correct.Type: GrantFiled: March 3, 2009Date of Patent: March 15, 2011Assignee: Texas Instruments IncorporatedInventors: Horst Diewald, Michael Zwerg
-
Patent number: 7884651Abstract: An electronic device compares a first voltage with a selected first reference voltage or second reference voltage. The electronic device includes a comparator having a first input receiving the first voltage, a second input receiving the selected reference voltage and an output providing an output signal based on a comparison. A control stage connected to the output of the comparator generates a control signal based on the output of the comparator. The electronic device selects either the first reference voltage or the second reference voltage in response to the control signal thus comparing the first voltage with the selected reference voltage.Type: GrantFiled: March 4, 2009Date of Patent: February 8, 2011Assignee: Texas Instruments IncorporatedInventor: Horst Diewald
-
Publication number: 20100235698Abstract: An electronic device comprises a processing stage, a JTAG port including a test data input pin (TDI), a test data output pin (TDO), a test mode select pin (TMS), a test clock pin (TCK), and a test access port (TAP) controller having a data register (DR) shift state and an instruction register shift (IR) state. The electronic device operates in a scan event mode automatically mapped an incoming event to the TDO pin.Type: ApplicationFiled: March 5, 2010Publication date: September 16, 2010Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventors: Horst Diewald, Volker Rzehak, Johann Zipperer
-
Publication number: 20100191979Abstract: An embedded microcontroller system comprises a central processing unit, a system controller for receiving and handling an interrupt, a register having storage locations containing sets of predefined system data for different operating conditions of the system assigned to the interrupts coupled to set a system configuration. The system data in the register is defined and stored before receipt of an interrupt. On receipt of an interrupt the system controller transmits a selection signal to the register. The register selects a predefined storage location assigned to the received interrupt. The corresponding system configuration data is used to control system configuration of the embedded microcontroller system, such as allocation of CPU time to virtual CPUs and selection of clock frequency or power voltage for modules.Type: ApplicationFiled: December 17, 2009Publication date: July 29, 2010Applicant: Texas Instruments IncorporatedInventors: Johann Zipperer, Horst Diewald
-
Publication number: 20100176859Abstract: The present invention is applicable to an electronic device including a master, a slave, a bus coupling the master and the slave and a clock generator for providing a system clock to the master and slave. The clock generator determines whether the received data is correct on a cycle-by-cycle basis. The clock generator suppresses an edge of a next clock cycle of the system clock signal if the data is not to be correct. The clock generator allows the edge of a next clock cycle of the system clock signal if the data is correct.Type: ApplicationFiled: March 3, 2009Publication date: July 15, 2010Applicant: Texas Instruments Deutschland GmbHInventors: Horst Diewald, Michael Zwerg
-
Publication number: 20090289665Abstract: An electronic device compares a first voltage with a selected first reference voltage or second reference voltage. The electronic device includes a comparator having a first input receiving the first voltage, a second input receiving the selected reference voltage and an output providing an output signal based on a comparison. A control stage connected to the output of the comparator generates a control signal based on the output of the comparator. The electronic device selects either the first reference voltage or the second reference voltage in response to the control signal thus comparing the first voltage with the selected reference voltage.Type: ApplicationFiled: March 4, 2009Publication date: November 26, 2009Applicant: Texas Instruments Deutschland GmbHInventor: Horst Diewald
-
Publication number: 20090284295Abstract: The present invention is an electronic device comprising a counter driven by an input clock signal for counting clock cycles and providing a count. A clock signal generating stage provides a first set of phase shifted clock signals having m different phases. The electronic device determines n least significant bits of the count of the counter from the logic states of the first set of m phase shifted clock signals.Type: ApplicationFiled: May 14, 2009Publication date: November 19, 2009Applicant: Texas Instruments Deutschland GmbHInventors: Horst Diewald, Joerg Schreiner
-
Publication number: 20090067487Abstract: A method for generating a pulse width modulated (PWM) signal includes determining a PWM period and/or a pulse width of the pulse width modulated signal by counting the number of clock cycles of a reference clock signal and by switching the pulse width modulated signal when a predetermined number of clock cycles is reached. The reference clock signal comprises clock cycles of at least a first clock period and a second clock period. The first clock period and the second clock period differ by an amount of time, which is substantially smaller than both half of the first clock period and half of the second clock period.Type: ApplicationFiled: September 11, 2008Publication date: March 12, 2009Applicant: TEXAS INSTRUMENTS DEUTSCHLAND GMBHInventor: Horst Diewald
-
Patent number: 6968276Abstract: A system for processing the measuring signals from a sensor 12, including of a first micro-controller 10 having an input for the sensor data, a first memory 18, 19 and a first processor 16, and a second micro-controller 24 having a second memory 26, 30 and a second processor 27. A bus system 22 is provided that connects the first micro-controller 10 with the second micro-controller 24. The first memory 18, 19 stores data and instructions that are configured so as to be adapted to the sensor 12 and enable the conversion of the signals provided by the sensor 12 into data representing the variable to be measured. The first processor 16 executes the instructions stored in the first memory 18, and transfers the resulting data by way of the bus system 22 to the second micro-controller 24. The second memory 26, 30 stores sensor-independent data and instructions, which enable the processing, by the second microprocessor 27, of the data transferred by the bus system 22, representing the variable to be measured.Type: GrantFiled: October 28, 2003Date of Patent: November 22, 2005Assignee: Texas Instruments Deutschland GmbHInventor: Horst Diewald
-
Patent number: 6828869Abstract: A circuit relates to phase and frequency-locked loop circuits (PLL and FLL circuits) with a controllable tracking oscillator whose signal phase relationship or frequency, respectively, is influenced by an external parameter, a reference oscillator, as well as a phase or frequency comparator, the output signal of which is used to control the tracking oscillator in such a way that any phase or frequency errors are reduced. A circuit provides for an element for the measurement of the external parameter (such as a microprocessor) which is capable of receiving a signal representing the output signal of the phase or frequency comparator, and convert it into a measurement value that represents the present value of the external parameter. This external parameter can, for example, represent the ambient temperature or the supply voltage of the tracking oscillator.Type: GrantFiled: February 15, 2002Date of Patent: December 7, 2004Assignee: Texas Instruments IncorporatedInventor: Horst Diewald