Patents by Inventor Hsien-Hung Wu
Hsien-Hung Wu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11978740Abstract: A layer stack including a first bonding dielectric material layer, a dielectric metal oxide layer, and a second bonding dielectric material layer is formed over a top surface of a substrate including a substrate semiconductor layer. A conductive material layer is formed by depositing a conductive material over the second bonding dielectric material layer. The substrate semiconductor layer is thinned by removing portions of the substrate semiconductor layer that are distal from the layer stack, whereby a remaining portion of the substrate semiconductor layer includes a top semiconductor layer. A semiconductor device may be formed on the top semiconductor layer.Type: GrantFiled: February 17, 2022Date of Patent: May 7, 2024Assignee: Taiwan Semiconductor Manufacturing Company LimitedInventors: Harry-Hak-Lay Chuang, Kuo-Ching Huang, Wei-Cheng Wu, Hsin Fu Lin, Henry Wang, Chien Hung Liu, Tsung-Hao Yeh, Hsien Jung Chen
-
Publication number: 20240136346Abstract: A semiconductor die package includes an inductor-capacitor (LC) semiconductor die that is directly bonded with a logic semiconductor die. The LC semiconductor die includes inductors and capacitors that are integrated into a single die. The inductors and capacitors of the LC semiconductor die may be electrically connected with transistors and other logic components on the logic semiconductor die to form a voltage regulator circuit of the semiconductor die package. The integration of passive components (e.g., the inductors and capacitors) of the voltage regulator circuit into a single semiconductor die reduces signal propagation distances in the voltage regulator circuit, which may increase the operating efficiency of the voltage regulator circuit, may reduce the formfactor for the semiconductor die package, may reduce parasitic capacitance and/or may reduce parasitic inductance in the voltage regulator circuit (thereby improving the performance of the voltage regulator circuit), among other examples.Type: ApplicationFiled: April 17, 2023Publication date: April 25, 2024Inventors: Chien Hung LIU, Yu-Sheng CHEN, Yi Ching ONG, Hsien Jung CHEN, Kuen-Yi CHEN, Kuo-Ching HUANG, Harry-HakLay CHUANG, Wei-Cheng WU, Yu-Jen WANG
-
Patent number: 11675384Abstract: A reference voltage circuit includes a first circuit including a first PN junction device and a first resistor connected in series between a power supply node and a first node, and a second resistor connected between the first node and an intermediate node, and a third resistor connected between the intermediate node and a reference voltage output node, and a second circuit including a second PN junction device connected between the power supply node and a second node and a fourth resistor connected between the second node and the intermediate node. A feedback current causes voltage across the first resistor to offset changes in voltage across the first PN junction device. A correction current is applied to boost and or sink current in the voltage reference generator to extend the operating temperature range.Type: GrantFiled: October 5, 2021Date of Patent: June 13, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung Wu
-
Patent number: 11641189Abstract: A relaxation oscillator includes an adjustable reference circuit generator to produce a reference current which is applied to a charging circuit. The charging circuit is configured to charge a capacitive node as a function of the reference current and a capacitance of an adjustable capacitor that is operably coupled to the capacitive node. A comparator having inputs operatively coupled to a reference voltage node and to the capacitive node, generates a comparator output. A control circuit alternatively enables the charging circuit to charge the capacitive node and to discharge the capacitive node in response to changes in the comparator output. Also, the control circuit outputs and oscillator output signal have an oscillator period as a function of the adjustable capacitance and the adjustable reference current.Type: GrantFiled: May 25, 2021Date of Patent: May 2, 2023Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung Wu
-
Publication number: 20230107389Abstract: A reference voltage circuit includes a first circuit including a first PN junction device and a first resistor connected in series between a power supply node and a first node, and a second resistor connected between the first node and an intermediate node, and a third resistor connected between the intermediate node and a reference voltage output node, and a second circuit including a second PN junction device connected between the power supply node and a second node and a fourth resistor connected between the second node and the intermediate node. A feedback current causes voltage across the first resistor to offset changes in voltage across the first PN junction device. A correction current is applied to boost and or sink current in the voltage reference generator to extend the operating temperature range.Type: ApplicationFiled: October 5, 2021Publication date: April 6, 2023Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung WU
-
Publication number: 20210305971Abstract: A relaxation oscillator includes an adjustable reference circuit generator to produce a reference current which is applied to a charging circuit. The charging circuit is configured to charge a capacitive node as a function of the reference current and a capacitance of an adjustable capacitor that is operably coupled to the capacitive node. A comparator having inputs operatively coupled to a reference voltage node and to the capacitive node, generates a comparator output. A control circuit alternatively enables the charging circuit to charge the capacitive node and to discharge the capacitive node in response to changes in the comparator output. Also, the control circuit outputs and oscillator output signal have an oscillator period as a function of the adjustable capacitance and the adjustable reference current.Type: ApplicationFiled: May 25, 2021Publication date: September 30, 2021Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung WU
-
Patent number: 11043936Abstract: A relaxation oscillator includes an adjustable reference circuit generator to produce a reference current which is applied to a charging circuit. The charging circuit is configured to charge a capacitive node as a function of the reference current and a capacitance of an adjustable capacitor that is operably coupled to the capacitive node. A comparator having inputs operatively coupled to a reference voltage node and to the capacitive node, generates a comparator output. A control circuit alternatively enables the charging circuit to charge the capacitive node and to discharge the capacitive node in response to changes in the comparator output. Also, the control circuit outputs and oscillator output signal have an oscillator period as a function of the adjustable capacitance and the adjustable reference current.Type: GrantFiled: March 27, 2020Date of Patent: June 22, 2021Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung Wu
-
Patent number: 10775834Abstract: A circuit generates a clock signal with a tunable clock period. The circuit comprises capacitors, first tuning circuitry and second tuning circuitry. The first tuning circuitry is configured to adjust the clock period with a first period tuning step based on a first parameter and the second tuning circuit is configured to adjust the clock period with a second period tuning step based on a second parameter. The first period tuning step is different than the second period tuning step.Type: GrantFiled: July 3, 2019Date of Patent: September 15, 2020Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung Wu
-
Publication number: 20200125133Abstract: A circuit generates a clock signal with a tunable clock period. The circuit comprises capacitors, first tuning circuitry and second tuning circuitry. The first tuning circuitry is configured to adjust the clock period with a first period tuning step based on a first parameter and the second tuning circuit is configured to adjust the clock period with a second period tuning step based on a second parameter. The first period tuning step is different than the second period tuning step.Type: ApplicationFiled: July 3, 2019Publication date: April 23, 2020Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung WU
-
Patent number: 10128794Abstract: An oscillator produces an oscillator output signal usable as a clock signal, otherwise as a frequency reference on an integrated circuit. The oscillator includes an RC network with a voltage-controlled element, such as a voltage-controlled resistor, voltage-controlled capacitor or a combination including a voltage-controlled resistor and voltage-controlled capacitor. Also, a tunable element having an adjustable resistance determined by a first static parameter is included in the RC network. The oscillator also includes a feedback circuit which can include a frequency-to-voltage converter. The feedback circuit generates a control signal for the voltage-controlled element. The feedback circuit includes a feedback reference circuit having a reference output determined by a second static parameter, and a loop amplifier responsive to the reference output and the oscillator output signal.Type: GrantFiled: September 29, 2016Date of Patent: November 13, 2018Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung Wu
-
Publication number: 20180091096Abstract: An oscillator produces an oscillator output signal usable as a clock signal, otherwise as a frequency reference on an integrated circuit. The oscillator includes an RC network with a voltage-controlled element, such as a voltage-controlled resistor, voltage-controlled capacitor or a combination including a voltage-controlled resistor and voltage-controlled capacitor. Also, a tunable element having an adjustable resistance determined by a first static parameter is included in the RC network. The oscillator also includes a feedback circuit which can include a frequency-to-voltage converter. The feedback circuit generates a control signal for the voltage-controlled element. The feedback circuit includes a feedback reference circuit having a reference output determined by a second static parameter, and a loop amplifier responsive to the reference output and the oscillator output signal.Type: ApplicationFiled: September 29, 2016Publication date: March 29, 2018Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung Wu
-
Patent number: 9740232Abstract: A current mirror circuit includes a current source for generating a reference current, a mirror circuit having a first node for passing a first mirroring current and a second node for passing a second mirroring current, a feedback circuit coupled to the mirror circuit for equalizing voltages on the first and second nodes, and a tunable element coupled to the mirror circuit and driven by an output of the feedback circuit for providing a target output current.Type: GrantFiled: April 29, 2015Date of Patent: August 22, 2017Assignee: Macronix International Co., Ltd.Inventor: Hsien Hung Wu
-
Publication number: 20160320790Abstract: A current mirror circuit includes a current source for generating a reference current, a mirror circuit having a first node for passing a first mirroring current and a second node for passing a second mirroring current, a feedback circuit coupled to the mirror circuit for equalizing voltages on the first and second nodes, and a tunable element coupled to the mirror circuit and driven by an output of the feedback circuit for providing a target output current.Type: ApplicationFiled: April 29, 2015Publication date: November 3, 2016Inventor: Hsien Hung WU
-
Patent number: 9461623Abstract: A method and a circuit for generating a clock signal from a clock integrated circuit are introduced herein. A compensation voltage is generated according to a temperature coefficient of a resistor and a clock period of a clock circuit, where the compensation voltage is resistor-corner independent. The clock period of the clock circuit is determined by the resistor and at least one capacitor of the clock circuit. The temperature dependence of the clock period of the clock circuit is reduced according to the compensation voltage.Type: GrantFiled: May 15, 2014Date of Patent: October 4, 2016Assignee: MACRONIX International Co., Ltd.Inventors: Hsien-Hung Wu, Yi-Ching Liu, Shin-Jang Shen
-
Publication number: 20150333736Abstract: A method and a circuit for generating a clock signal from a clock integrated circuit are introduced herein. A compensation voltage is generated according to a temperature coefficient of a resistor and a clock period of a clock circuit, where the compensation voltage is resistor-corner independent. The clock period of the clock circuit is determined by the resistor and at least one capacitor of the clock circuit. The temperature dependence of the clock period of the clock circuit is reduced according to the compensation voltage.Type: ApplicationFiled: May 15, 2014Publication date: November 19, 2015Applicant: MACRONIX International Co., Ltd.Inventors: Hsien-Hung Wu, Yi-Ching Liu, Shin-Jang Shen
-
Patent number: 9146569Abstract: A regulator comprises an amplifier, a bias circuit, and a current trimming circuit. The bias circuit is coupled to the amplifier and supplies a first bias current to the amplifier in a first mode of a system including the regulator. The current trimming circuit is coupled to the bias circuit to adjust the first bias current.Type: GrantFiled: April 15, 2013Date of Patent: September 29, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventors: Chia-Ching Li, Hsien-Hung Wu, Hsin-Yi Ho, Han-Sung Chen, Chun-Hsiung Hung, Tzung-Shen Chen
-
Patent number: 9134742Abstract: A voltage regulator, alternatively operating in an active mode in response to an enabled mode indication signal, and operating in a standby mode in response to the disabled mode indication signal, is provided. The voltage regulator comprises a regulation unit and a feedback circuit. The regulation unit drives an output node with an output signal. The feedback circuit comprises a first resistance unit, connected between the output node and the feedback node, and a second resistance unit. The second resistance unit is connected between the feedback node and a ground reference voltage, and the resistance thereof is scaled down when a mode indication signal is enabled, so as to achieve a level dip event on a feedback signal, and accordingly driving the regulation unit enhancing its drivability of the output signal.Type: GrantFiled: May 4, 2012Date of Patent: September 15, 2015Assignee: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung Wu
-
Publication number: 20140266105Abstract: A regulator comprises an amplifier, a bias circuit, and a current trimming circuit. The bias circuit is coupled to the amplifier and supplies a first bias current to the amplifier in a first mode of a system including the regulator. The current trimming circuit is coupled to the bias circuit to adjust the first bias current.Type: ApplicationFiled: April 15, 2013Publication date: September 18, 2014Applicant: Macronix International Co., Ltd.Inventors: CHIA-CHING LI, HSIEN-HUNG WU, HSIN-YI HO, HAN-SUNG CHEN, CHUN-HSIUNG HUNG, TZUNG-SHEN CHEN
-
Publication number: 20130293209Abstract: A voltage regulator, alternatively operating in an active mode in response to an enabled mode indication signal, and operating in a standby mode in response to the disabled mode indication signal, is provided. The voltage regulator comprises a regulation unit and a feedback circuit. The regulation unit drives an output node with an output signal. The feedback circuit comprises a first resistance unit, connected between the output node and the feedback node, and a second resistance unit. The second resistance unit is connected between the feedback node and a ground reference voltage, and the resistance thereof is scaled down when a mode indication signal is enabled, so as to achieve a level dip event on a feedback signal, and accordingly driving the regulation unit enhancing its drivability of the output signal.Type: ApplicationFiled: May 4, 2012Publication date: November 7, 2013Applicant: MACRONIX INTERNATIONAL CO., LTD.Inventor: Hsien-Hung Wu
-
Patent number: 7889029Abstract: An active bandpass filter is disclosed herein. The active bandpass filter has N transmission lines, N negative resistant circuits, a DC circuit, and at least (N?1) coupling circuit. Each transmission line has a first end and a second end. Each negative resistant circuit has a third end and a fourth end and is electrically coupled with a related transmission line, wherein the third end and the fourth end are electrically coupled with the first end and second end, respectively. The DC circuit provides a bias voltage for N negative resistant circuits, wherein the DC circuit electrically couples with N transmission lines via N coupling elements. Each coupling circuit has a fifth end and a sixth end and is electrically coupled with any two transmission lines, wherein the fifth end and sixth end are electrically coupled with the second end and the first end, respectively.Type: GrantFiled: March 23, 2007Date of Patent: February 15, 2011Assignee: National Taiwan UniversityInventors: Ching-Kuang C. Tzuang, Hsien-Hung Wu