Patents by Inventor Hsin-Hsiung Liao
Hsin-Hsiung Liao has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 11256838Abstract: An establishing method for the timing model includes: identifying at least one first victim path which is a boundary path in a circuit block; determining whether to remove a first aggressor path corresponding to the first victim path according to a transmission delay on the first victim path; finding a plurality of high-fanout circuit devices with a fanout number greater than a preset value in the circuit block; determining whether to remove each of the high-fanout circuit devices according to a connection position of each of the high-fanout circuit devices; identifying a plurality of second victim paths corresponding to each of the high-fanout circuit devices, and determining whether to keep or remove a second aggressor path corresponding to each of the second victim paths according to a transmission delay of each of the second victim paths.Type: GrantFiled: May 3, 2020Date of Patent: February 22, 2022Inventors: Hsin-Hsiung Liao, Min-Hsiu Tsai
-
Publication number: 20210303767Abstract: An establishing method for the timing model includes: identifying at least one first victim path which is a boundary path in a circuit block; determining whether to remove a first aggressor path corresponding to the first victim path according to a transmission delay on the first victim path; finding a plurality of high-fanout circuit devices with a fanout number greater than a preset value in the circuit block; determining whether to remove each of the high-fanout circuit devices according to a connection position of each of the high-fanout circuit devices; identifying a plurality of second victim paths corresponding to each of the high-fanout circuit devices, and determining whether to keep or remove a second aggressor path corresponding to each of the second victim paths according to a transmission delay of each of the second victim paths.Type: ApplicationFiled: May 3, 2020Publication date: September 30, 2021Applicants: Global Unichip Corporation, Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Hsin-Hsiung Liao, Min-Hsiu Tsai
-
Patent number: 10817633Abstract: A timing model building method, for building a timing model corresponding to a gate-level netlist of a block, includes the following operations: utilizing a processor to generate an interface net of the gate-level netlist, where if the gate-level netlist comprises an unconstrained clock tree and boundary timing constraint information of the gate-level netlist does not comprise a timing constraint of the unconstrained clock tree, the interface net comprises none of cells of the gate-level netlist driven by the unconstrained clock tree; utilizing the processor to generate an identified internal net of the gate-level netlist, where the identified internal net is cross-coupled to the interface net; and utilizing the processor to generate the timing model according to the interface net and the identified internal net.Type: GrantFiled: May 30, 2019Date of Patent: October 27, 2020Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Hsiu Tsai, Hsin-Hsiung Liao, Min-Hsiu Tsai
-
Publication number: 20200311218Abstract: A timing model building method, for building a timing model corresponding to a gate-level netlist of a block, includes the following operations: utilizing a processor to generate an interface net of the gate-level netlist, where if the gate-level netlist comprises an unconstrained clock tree and boundary timing constraint information of the gate-level netlist does not comprise a timing constraint of the unconstrained clock tree, the interface net comprises none of cells of the gate-level netlist driven by the unconstrained clock tree; utilizing the processor to generate an identified internal net of the gate-level netlist, where the identified internal net is cross-coupled to the interface net; and utilizing the processor to generate the timing model according to the interface net and the identified internal net.Type: ApplicationFiled: May 30, 2019Publication date: October 1, 2020Inventors: Meng-Hsiu TSAI, Hsin-Hsiung LIAO, Min-Hsiu TSAI
-
Patent number: 10614260Abstract: A model-building method comprises following operations: reading a top netlist and a block model, wherein the top netlist comprises a first input node, a first output node and a multivibrator, the block model comprises a input node and a output node; obtaining a first subnetlist from the top netlist, wherein the first subnetlist comprises a component coupled between the input node and the first input node or the multivibrator; obtaining a second subnetlist from the top netlist, wherein the second subnetlist comprises a component coupled between the output node and the first output node or the multivibrator; obtaining a third subnetlist from the top netlist, wherein the third subnetlist comprises a component coupled between a clock input node of the multivibrator and a top clock input node of the top netlist; generating a top ILM according to the first to the third subnetlist.Type: GrantFiled: May 30, 2018Date of Patent: April 7, 2020Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Meng-Hsiu Tsai, Hsin-Hsiung Liao, Min-Hsiu Tsai
-
Publication number: 20190294746Abstract: A model-building method comprises following operations: reading a top netlist and a block model, wherein the top netlist comprises a first input node, a first output node and a multivibrator, the block model comprises a input node and a output node; obtaining a first subnetlist from the top netlist, wherein the first subnetlist comprises a component coupled between the input node and the first input node or the multivibrator; obtaining a second subnetlist from the top netlist, wherein the second subnetlist comprises a component coupled between the output node and the first output node or the multivibrator; obtaining a third subnetlist from the top netlist, wherein the third subnetlist comprises a component coupled between a clock input node of the multivibrator and a top clock input node of the top netlist; generating a top ILM according to the first to the third subnetlist.Type: ApplicationFiled: May 30, 2018Publication date: September 26, 2019Inventors: Meng-Hsiu TSAI, Hsin-Hsiung LIAO, Min-Hsiu TSAI
-
Patent number: 10311185Abstract: A model-building method and a model-building system for executing the method are disclosed. The method includes the following steps: reading a first netlist; extracting a netlist between an input and an initial-stage clock multi-vibrator and extracting a netlist between a final-stage clock multi-vibrator and an output from the first netlist; extracting a netlist between the input and the output from the first netlist; extracting a netlist between a first clock multi-vibrator and a second clock multi-vibrator from the first netlist; extracting netlists between the first clock input and the initial-stage clock multi-vibrator and the first clock multi-vibrator from the first netlist; extracting netlists between the second clock input and the final-stage clock multi-vibrator and the second clock multi-vibrator from the first netlist; and generating a second netlist based on extracted netlists.Type: GrantFiled: September 19, 2017Date of Patent: June 4, 2019Assignees: GLOBAL UNICHIP CORPORATION, TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Hsin-Hsiung Liao, Min-Hsiu Tsai
-
Publication number: 20180330033Abstract: A model-building method and a model-building system for executing the method are disclosed. The method includes the following steps: reading a first netlist; extracting a netlist between an input and an initial-stage clock multi-vibrator and extracting a netlist between a final-stage clock multi-vibrator and an output from the first netlist; extracting a netlist between the input and the output from the first netlist; extracting a netlist between a first clock multi-vibrator and a second clock multi-vibrator from the first netlist; extracting netlists between the first clock input and the initial-stage clock multi-vibrator and the first clock multi-vibrator from the first netlist; extracting netlists between the second clock input and the final-stage clock multi-vibrator and the second clock multi-vibrator from the first netlist; and generating a second netlist based on extracted netlists.Type: ApplicationFiled: September 19, 2017Publication date: November 15, 2018Inventors: Hsin-Hsiung LIAO, Min-Hsiu TSAI
-
Patent number: 9710580Abstract: A timing analysis method for a digital circuit design, a system and a computer readable storage media thereof are provided. The timing analysis method includes following steps. An integrated circuit (IC) design is obtained, wherein the IC is operated in a plurality of operating modes. A plurality of extracted timing models (ETMs) are respectively generated according to the operating modes of the IC design, wherein each of the ETMs includes a none on-chip variation (NOCV) part and an on-chip variation (OCV) part. The ETMs corresponding to the operating modes are integrated into a NOCV ETM and an OCV ETM, wherein the OCV part of the operating modes is not considered when the NOCV ETM is generated. And, a timing checking of the IC design is analyzed according to the NOCV ETM and the OCV ETM.Type: GrantFiled: July 6, 2015Date of Patent: July 18, 2017Assignees: Global Unichip Corporation, Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Teng-Nan Liao, Te-Hsun Fu, Hsin-Hsiung Liao, Cheng-Hong Tsai, Min-Hsiu Tsai
-
Publication number: 20170011161Abstract: A timing analysis method for a digital circuit design, a system and a computer readable storage media thereof are provided. The timing analysis method includes following steps. An integrated circuit (IC) design is obtained, wherein the IC is operated in a plurality of operating modes. A plurality of extracted timing models (ETMs) are respectively generated according to the operating modes of the IC design, wherein each of the ETMs includes a none on-chip variation (NOCV) part and an on-chip variation (OCV) part. The ETMs corresponding to the operating modes are integrated into a NOCV ETM and an OCV ETM, wherein the OCV part of the operating modes is not considered when the NOCV ETM is generated. And, a timing checking of the IC design is analyzed according to the NOCV ETM and the OCV ETM.Type: ApplicationFiled: July 6, 2015Publication date: January 12, 2017Inventors: Teng-Nan Liao, Te-Hsun Fu, Hsin-Hsiung Liao, Cheng-Hong Tsai, Min-Hsiu Tsai
-
Patent number: 8292075Abstract: A housing for accommodating a dental implant is disclosed. The housing comprises a first body portion and a second body portion. The first body has an open end and a pivot end opposite to the open end. The open end is adapted to receive the dental implant. The housing further comprises a pivot element which connects with the first body portion and the second body portion at the pivot ends thereof. The first body portion and the second body portion define an inner space and the second body portion is capable of rotating with respect to the first body portion along the pivot to expose the open end.Type: GrantFiled: March 23, 2010Date of Patent: October 23, 2012Assignee: Mediprecision CorporationInventors: Hsin-Hsiung Liao, Mao-Sung Huang
-
Publication number: 20100240011Abstract: A dental implant assembly comprising an implant body, a holder, an inner screw element and a handle is disclosed. The implant body has a first implant end and a second implant end opposite to the first implant end. The second implant end is formed with a first hole having a first thread formed therein. The holder has a first holder end, a second holder end opposite to the first holder end and a second through hole formed from the first holder end to the second holder end. The holder is adapted to connect to the second implant end at the first holder end thereof. The inner screw element has a first screw end and a second screw end opposite to the first screw end. The inner screw element is adapted to penetrate through the second through hole of the holder into the first hole. The first screw end of the inner screw element is formed with a second thread to engage with the first thread of the implant body. The handle has a first handle end and a second handle end opposite to the first handle end.Type: ApplicationFiled: March 23, 2010Publication date: September 23, 2010Applicant: MEDIPRECISION CORPORATIONInventor: Hsin-Hsiung Liao
-
Publication number: 20100236947Abstract: A housing for accommodating a dental implant is disclosed. The housing comprises a first body portion and a second body portion. The first body has an open end and a pivot end opposite to the open end. The open end is adapted to receive the dental implant. The housing further comprises a pivot element which connects with the first body portion and the second body portion at the pivot ends thereof. The first body portion and the second body portion define an inner space and the second body portion is capable of rotating with respect to the first body portion along the pivot to expose the open end.Type: ApplicationFiled: March 23, 2010Publication date: September 23, 2010Applicant: MEDIPRECISION CORPORATIONInventors: Hsin-Hsiung Liao, Mao-Sung Huang