Patents by Inventor Hsin-Shih Wang
Hsin-Shih Wang has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Patent number: 8068349Abstract: A power supply architecture for a structural application-specific integrated circuit (ASIC) is provided. The power supply architecture includes a first conductor and a second conductor. The first conductor is coupled to a fixed voltage. The first conductor at least passes through two edges of a cell. The first conductor and the second conductor are connected through a contact. The second conductor at most passes through one edge of the cell. The structural ASIC includes a first metal layer and a second metal layer. The first metal layer includes the first conductor. The second metal layer includes the second conductor.Type: GrantFiled: April 8, 2008Date of Patent: November 29, 2011Assignee: Faraday Technology Corp.Inventors: Chang-Yu Wu, Ming-Hsin Ku, Shang-Chih Hsieh, Hsin-Shih Wang
-
Patent number: 7615412Abstract: The present invention discloses a system in package (SIP) integrated circuit and a packaging method thereof. The SIP integrated circuit includes one or more first block dices produced by a first process and one or more second block dices produced by a second process. The first block dices are electrically connected to the second block dices. The first block dices and the second block dices are packaged into a system.Type: GrantFiled: September 18, 2006Date of Patent: November 10, 2009Assignee: Faraday Technology Corp.Inventor: Hsin-Shih Wang
-
Publication number: 20090251872Abstract: A power supply architecture for a structural application-specific integrated circuit (ASIC) is provided. The power supply architecture includes a first conductor and a second conductor. The first conductor is coupled to a fixed voltage. The first conductor at least passes through two edges of a cell. The first conductor and the second conductor are connected through a contact. The second conductor at most passes through one edge of the cell. The structural ASIC includes a first metal layer and a second metal layer. The first metal layer includes the first conductor. The second metal layer includes the second conductor.Type: ApplicationFiled: April 8, 2008Publication date: October 8, 2009Applicant: FARADAY TECHNOLOGY CORP.Inventors: Chang-Yu Wu, Ming-Hsin Ku, Shang-Chih Hsieh, Hsin-Shih Wang
-
Publication number: 20080116932Abstract: The present invention discloses a structured ASIC layout architecture, which includes a fixed body region and a programmable layout region. The fixed body region includes a tunnel wire or multiple tunnel wires for providing a function capability or multiple function capability. The programmable layout region is disposed on the fixed body region and is connected to the fixed body region, wherein the programmable layout region utilizes the tunnel wires of the fixed body region to propagate electrical signals.Type: ApplicationFiled: November 16, 2006Publication date: May 22, 2008Applicant: FARADAY TECHNOLOGY CORP.Inventors: CHANG-YU WU, MING-HSIN KU, SHANG-CHIH HSIEH, HSIN-SHIH WANG
-
Publication number: 20080067674Abstract: The present invention discloses a system in package (SIP) integrated circuit and a packaging method thereof. The SIP integrated circuit includes one or more first block dices produced by a first process and one or more second block dices produced by a second process. The first block dices are electrically connected to the second block dices. The first block dices and the second block dices are packaged into a system.Type: ApplicationFiled: September 18, 2006Publication date: March 20, 2008Applicant: FARADAY TECHNOLOGY CORP.Inventor: Hsin-Shih Wang
-
Publication number: 20080024184Abstract: A flip-flop having improved set-up time and a method used with are provided. The flip-flop comprises a first master latch, a first selector, a second master latch, a second selector, and a slave latch. The first master latch receives the critical data and is used to latch the critical data. The first selector receives a plurality of non-critical data and outputs a first selected data to the second latch. The second master latch is used to latch the first selected data. The second selector is coupled to the first master latch and the second master latch in order to output a second selected data to the slaver latch. The slave latch is used to latch and output the second selected data.Type: ApplicationFiled: July 27, 2006Publication date: January 31, 2008Applicant: FARADAY TECHNOLOGY CORP.Inventor: Hsin-Shih Wang
-
Patent number: 7291930Abstract: An input and output circuit of an integrated circuit chip for exchanging signals between logic circuits of the integrated circuit chip and a system. The input and output circuit includes a plurality of power rings for providing a plurality of power sources, a plurality of input and output pads for transmitting signals, a sequence of input and output cells for transmitting signals, and a plurality of electrostatic discharge protection cells deposited within the sequence of input and output cells for performing electrostatic discharge protection for the input and output cells, wherein the plurality of electrostatic discharge protection cells are not coupled to any input and output pads.Type: GrantFiled: February 23, 2005Date of Patent: November 6, 2007Assignee: Faraday Technology Corp.Inventors: Hsin-Shih Wang, Shang-Jyh Shieh, Tzu-Pin Shen
-
Patent number: 7287320Abstract: A method for programming a routing layout design through one via layer includes forming a plurality of metal traces on a first routing layer and a second routing layer, and positioning a plurality of vias within a via layer disposed between the first and second routing layers for connecting the metal traces on the first and second routing layers according to a first current route defined by a predetermined circuit layout design to connect a first node and a second node so as to establish a second current route equivalent to the first current route.Type: GrantFiled: March 25, 2004Date of Patent: October 30, 2007Assignee: Faraday Technology Corp.Inventors: Hsin-Shih Wang, Shang-Jyh Shieh, Ming-Hsin Ku
-
Patent number: 7185307Abstract: A method of fabricating an integrated circuit. The integrated circuit has a semiconductor body. The method includes forming a plurality of basic units with the same component characteristic on the semiconductor body, and forming at least a layout layer to program the basic units for building a clocked logic circuit and a non-clocked logic circuit without placing restrictions on positions of the clocked logic circuit and the non-clocked logic circuit on the semiconductor body.Type: GrantFiled: February 19, 2004Date of Patent: February 27, 2007Assignee: Faraday Technology Corp.Inventor: Hsin-Shih Wang
-
Publication number: 20060187601Abstract: An input and output circuit of an integrated circuit chip for exchanging signals between logic circuits of the integrated circuit chip and a system. The input and output circuit includes a plurality of power rings for providing a plurality of power sources, a plurality of input and output pads for transmitting signals, a sequence of input and output cells for transmitting signals, and a plurality of electrostatic discharge protection cells deposited within the sequence of input and output cells for performing electrostatic discharge protection for the input and output cells, wherein the plurality of electrostatic discharge protection cells are not coupled to any input and output pads.Type: ApplicationFiled: February 23, 2005Publication date: August 24, 2006Inventors: Hsin-Shih Wang, Shang-Jyh Shieh, Tzu-Pin Shen
-
Publication number: 20050186714Abstract: A method of fabricating an integrated circuit. The integrated circuit has a semiconductor body. The method includes forming a plurality of basic units with the same component characteristic on the semiconductor body, and forming at least a layout layer to program the basic units for building a clocked logic circuit and a non-clocked logic circuit without placing restrictions on positions of the clocked logic circuit and the non-clocked logic circuit on the semiconductor body.Type: ApplicationFiled: February 19, 2004Publication date: August 25, 2005Inventor: Hsin-Shih Wang
-
Patent number: 6902957Abstract: A method for forming a metal programmable integrated circuit that can use a plurality of clock sources and balance clock skew. The integrated circuit has a semiconductor body. The method includes step (a) used for forming a plurality of basic units on the semiconductor body wherein each basic unit has at least a logic module, at least a driving module, and at least a storage module, and step (b) used for forming a metal layer for programming the logic module to be able to perform logic operations, programming the driving module to able to drive an input signal inputted into the driving module, and programming the storage module to be able to store data after performing step (a).Type: GrantFiled: May 5, 2003Date of Patent: June 7, 2005Assignee: Faraday Technology Corp.Inventors: Hsin-Shih Wang, Shang-Jyh Shieh
-
Publication number: 20050055828Abstract: A method for programming a routing layout design through one via layer includes forming a plurality of metal traces on a first routing layer and a second routing layer, and positioning a plurality of vias within a via layer disposed between the first and second routing layers for connecting the metal traces on the first and second routing layers according to a first current route defined by a predetermined circuit layout design to connect a first node and a second node so as to establish a second current route equivalent to the first current route.Type: ApplicationFiled: March 25, 2004Publication date: March 17, 2005Inventors: Hsin-Shih Wang, Shang-Jyh Shieh, Ming-Hsin Ku
-
Patent number: 6819579Abstract: A novel ten-transistor (10-T) content addressable memory (CAM) cell and an integrated CAM architecture. A six-transistor (6-T) static random access memory (SRAM), cell and a four-transistor (4-T) comparator module of the 10-T CAM cell are respectively coupled to different bit lines for preventing any disturbance at a match line associated with the 10-T CAM. Each row of the integrated CAM architecture includes a valid bit cell combined with a protect bit cell and at least a mask cell with global resetting function to sufficiently ensure the correction and flexibility during comparing operations.Type: GrantFiled: April 22, 2003Date of Patent: November 16, 2004Assignee: Faraday Technology Corp.Inventors: Kwo-Jen Liu, Hsin-Shih Wang
-
Publication number: 20040224443Abstract: A method for forming a metal programmable integrated circuit that can use a plurality of clock sources and balance clock skew. The integrated circuit has a semiconductor body. The method includes step (a) used for forming a plurality of basic units on the semiconductor body wherein each basic unit has at least a logic module, at least a driving module, and at least a storage module, and step (b) used for forming a metal layer for programming the logic module to be able to perform logic operations, programming the driving module to able to drive an input signal inputted into the driving module, and programming the storage module to be able to store data after performing step (a).Type: ApplicationFiled: May 5, 2003Publication date: November 11, 2004Inventors: Hsin-Shih Wang, Shang-Jyh Shieh
-
Publication number: 20040213027Abstract: A novel ten-transistor (10-T) content addressable memory (CAM) cell and an integrated CAM architecture. A six-transistor (6-T) static random access memory (SRAM) cell and a four-transistor (4-T) comparator module of the 10-T CAM cell are respectively coupled to different bit lines for preventing any disturbance at a match line associated with the 10-T CAM. Each row of the integrated CAM architecture includes a valid bit cell combined with a protect bit cell and at least a mask cell with global resetting function to sufficiently ensure the correction and flexibility during comparing operations.Type: ApplicationFiled: April 22, 2003Publication date: October 28, 2004Inventors: Kwo-Jen Liu, Hsin-Shih Wang