Patents by Inventor Hua Yu
Hua Yu has filed for patents to protect the following inventions. This listing includes patent applications that are pending as well as patents that have already been granted by the United States Patent and Trademark Office (USPTO).
-
Publication number: 20240153881Abstract: A method of forming semiconductor structure includes attaching backsides of top dies to a front side of a bottom wafer, the bottom wafer comprising a plurality of bottom dies; forming first conductive pillars on the front side of the bottom wafer adjacent to the top dies; forming a first dielectric material on the front side of the bottom wafer around the top dies and around the first conductive pillars; and dicing the bottom wafer to form a plurality of structures, each of the plurality of structures comprising at least one of the top dies and at least one of the bottom dies.Type: ApplicationFiled: January 2, 2024Publication date: May 9, 2024Inventors: Chen-Hua Yu, Tzuan-Horng Liu, Ming-Fa Chen, Chao-Wen Shih, Sung-Feng Yeh
-
Publication number: 20240153896Abstract: A first protective layer is formed on a first die and a second die, and openings are formed within the first protective layer. The first die and the second die are encapsulated such that the encapsulant is thicker than the first die and the second die, and vias are formed within the openings. A redistribution layer can also be formed to extend over the encapsulant, and the first die may be separated from the second die.Type: ApplicationFiled: January 12, 2024Publication date: May 9, 2024Inventors: Hui-Min Huang, Chih-Wei Lin, Tsai-Tsung Tsai, Ming-Da Cheng, Chung-Shi Liu, Chen-Hua Yu
-
Publication number: 20240153872Abstract: An embodiment is a method including forming a first package. The forming the first package includes forming a through via adjacent a first die, at least laterally encapsulating the first die and the through via with an encapsulant, and forming a first redistribution structure over the first die, the through via, and the encapsulant. The forming the first redistribution structure including forming a first via on the through via, and forming a first metallization pattern on the first via, at least one sidewall of the first metallization pattern directly overlying the through via.Type: ApplicationFiled: January 12, 2024Publication date: May 9, 2024Inventors: Chen-Hua Yu, An-Jhih Su
-
Publication number: 20240153916Abstract: A semiconductor device includes a bottom semiconductor die including a bottom semiconductor die sidewall, a top semiconductor die bonded to the bottom semiconductor die and including a top semiconductor die sidewall, and a molding material layer formed on an upper surface of the bottom semiconductor die, on the top semiconductor die sidewall, and on the bottom semiconductor die sidewall. A method of forming a semiconductor device includes mounting a bottom semiconductor die including a bottom semiconductor die sidewall on a carrier substrate, mounting a top semiconductor die including a top semiconductor die sidewall on the bottom semiconductor die, and forming a molding material layer on an upper surface of the bottom semiconductor die, on the top semiconductor die sidewall, and on the bottom semiconductor die sidewall.Type: ApplicationFiled: April 21, 2023Publication date: May 9, 2024Inventors: Tsung-Fu TSAI, Chen-Hua YU, Szu-Wei LU
-
Patent number: 11978691Abstract: A semiconductor device includes a die stack and an encapsulant covering the die stack. The die stack includes a first die and a second die stacked upon one another, a bonding dielectric layer, and a through die via providing a vertical connection in the die stack. The first die includes a first substrate and a first conductive pad on the first substrate, and the second die includes a second substrate and a second conductive pad on the second substrate. The bonding dielectric layer interposed between the first substrate and the second substrate is in physical contact with at least one selected from the group of the first conductive pad and the second conductive pad. The through die via extends through the first conductive pad and the bonding dielectric layer and lands on the second pad.Type: GrantFiled: April 10, 2023Date of Patent: May 7, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Chen-Hua Yu, Kuo-Chung Yee
-
Publication number: 20240145257Abstract: A method includes placing a plurality of package components over a carrier, encapsulating the plurality of package components in an encapsulant, forming a light-sensitive dielectric layer over the plurality of package components and the encapsulant, exposing the light-sensitive dielectric layer using a lithography mask, and developing the light-sensitive dielectric layer to form a plurality of openings. Conductive features of the plurality of package components are exposed through the plurality of openings. The method further includes forming redistribution lines extending into the openings. One of the redistribution lines has a length greater than about 26 mm. The redistribution lines, the plurality of package components, the encapsulant in combination form a reconstructed wafer.Type: ApplicationFiled: January 11, 2024Publication date: May 2, 2024Inventors: Chen-Hua Yu, Tin-Hao Kuo
-
Publication number: 20240142732Abstract: A method includes forming a first waveguide over a substrate; forming a first layer of low-dimensional material on the first waveguide; forming a first layer of dielectric material over the first layer of low-dimensional material; forming a second layer of low dimensional material on the first layer of dielectric material; and forming a first conductive contact that electrically contacts the first layer of low-dimensional material and a second conductive contact that electrically contacts the second layer of low-dimensional material.Type: ApplicationFiled: January 6, 2023Publication date: May 2, 2024Inventors: Chih-Hsin Lu, Chin-Her Chien, Chung-Hao Tsai, Chuei-Tang Wang, Chen-Hua Yu
-
Patent number: 11972398Abstract: An industrial work order analysis system applies statistical and machine learning analytics to both open and closed work orders to identify problems and abnormalities that could impact manufacturing and maintenance operations. The analysis system applies algorithms to learn normal maintenance behaviors or characteristics for different types of maintenance tasks and to flag abnormal maintenance behaviors that deviate significantly from normal maintenance procedures. Based on this analysis, embodiments of the work order analysis system can identify unnecessarily costly maintenance procedures or practices, as well as predict asset failures and offer enterprise-specific recommendations intended to reduce machine downtime and optimize the maintenance process.Type: GrantFiled: July 23, 2021Date of Patent: April 30, 2024Assignee: FIIX INC.Inventors: Mohammad Esmalifalak, Akshay Iyengar, Seyedmorteza Mirhoseininejad, Peter Doulas, Francis Emery, Taylor Mathewson, William Hogan, Min Hua Yu
-
Patent number: 11969309Abstract: A system for repositioning teeth a patient from an initial tooth arrangement to a final tooth arrangement includes a plurality of incremental position adjustment appliances, each having an arrangement of cavities shaped to receive and reposition teeth of the patient. The cavities in at least one appliance in the system have a different geometry than that of at least one other appliance in the system. At least some of the appliances in the system are successively worn by the patient to exert force on at least one tooth and move the teeth of the patient from a first arrangement to a successive arrangement different from the first arrangement. The system includes a first multilayer shell with a bending stiffness factor less than about 0.1 GPa*mm3 and an elastic modulus no greater than about 1.5 GPa; and a second shell with a bending stiffness factor greater than 0.1 GPa*mm3.Type: GrantFiled: June 28, 2021Date of Patent: April 30, 2024Assignee: Solventum Intellectual Properties CompanyInventors: Ta-Hua Yu, Jennifer L. Cook, Karl J. L. Geisler, Paul A. Sevcik, Bruce R. Broyles, Jennifer K. Tully
-
Patent number: 11973055Abstract: In an embodiment, a device includes: a first wafer including a first substrate and a first interconnect structure, a sidewall of the first interconnect structure forming an obtuse angle with a sidewall of the first substrate; and a second wafer bonded to the first wafer, the second wafer including a second substrate and a second interconnect structure, the sidewall of the first substrate being laterally offset from a sidewall of the second substrate and a sidewall of the second interconnect structure.Type: GrantFiled: July 21, 2022Date of Patent: April 30, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Yung-Chi Lin, Tsang-Jiuh Wu, Wen-Chih Chiou, Chen-Hua Yu
-
Patent number: 11973074Abstract: A package includes an interposer structure including a first via; a first interconnect device including conductive routing and which is free of active devices; an encapsulant surrounding the first via and the first interconnect device; and a first interconnect structure over the encapsulant and connected to the first via and the first interconnect device; a first semiconductor die bonded to the first interconnect structure and electrically connected to the first interconnect device; and a first photonic package bonded to the first interconnect structure and electrically connected to the first semiconductor die through the first interconnect device, wherein the first photonic package includes a photonic routing structure including a waveguide on a substrate; a second interconnect structure over the photonic routing structure, the second interconnect structure including conductive features and dielectric layers; and an electronic die bonded to and electrically connected to the second interconnect structure.Type: GrantFiled: August 10, 2022Date of Patent: April 30, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING CO., LTD.Inventors: Chen-Hua Yu, Hsing-Kuo Hsia
-
Patent number: 11973349Abstract: Provided are a device for suppressing potential induced degradation and a system. The device includes a rectification circuit, a non-isolated voltage conversion circuit and at least one capacitor. An input terminal of the rectification circuit is connected to an output terminal of a converter, the rectification circuit is configured to rectify an alternating current outputted by the converter into a direct current, the non-isolated voltage conversion circuit is configured to perform voltage conversion on the direct current outputted by the rectification circuit, and the voltage conversion is boost conversion or voltage reverse conversion. The capacitor is connected in parallel with an output terminal of the direct current, and either a positive electrode or a negative electrode of the capacitor is grounded.Type: GrantFiled: July 13, 2021Date of Patent: April 30, 2024Assignee: SUNGROW POWER SUPPLY CO., LTD.Inventors: Yanfei Yu, Hua Ni, Zongjun Yang, Shangfang Dai
-
Publication number: 20240136298Abstract: A method includes dispensing sacrificial region over a carrier, and forming a metal post over the carrier. The metal post overlaps at least a portion of the sacrificial region. The method further includes encapsulating the metal post and the sacrificial region in an encapsulating material, demounting the metal post, the sacrificial region, and the encapsulating material from the carrier, and removing at least a portion of the sacrificial region to form a recess extending from a surface level of the encapsulating material into the encapsulating material.Type: ApplicationFiled: January 2, 2024Publication date: April 25, 2024Inventors: Jing-Cheng Lin, Chen-Hua Yu, Po-Hao Tsai
-
Publication number: 20240136203Abstract: A method includes placing an electronic die and a photonic die over a carrier, with a back surface of the electronic die and a front surface of the photonic die facing the carrier. The method further includes encapsulating the electronic die and the photonic die in an encapsulant, planarizing the encapsulant until an electrical connector of the electronic die and a conductive feature of the photonic die are revealed, and forming redistribution lines over the encapsulant. The redistribution lines electrically connect the electronic die to the photonic die. An optical coupler is attached to the photonic die. An optical fiber attached to the optical coupler is configured to optically couple to the photonic die.Type: ApplicationFiled: January 2, 2024Publication date: April 25, 2024Inventors: Chen-Hua Yu, An-Jhih Su, Wei-Yu Chen
-
Publication number: 20240136280Abstract: A method includes forming a dielectric layer over a contact pad of a device, forming a first polymer layer over the dielectric layer, forming a first conductive line and a first portion of a second conductive line over the first polymer layer, patterning a photoresist to form an opening over the first portion of the second conductive feature, wherein after patterning the photoresist the first conductive line remains covered by photoresist, forming a second portion of the second conductive line in the opening, wherein the second portion of the second conductive line physically contacts the first portion of the second conductive line, and forming a second polymer layer extending completely over the first conductive line and the second portion of the second conductive line.Type: ApplicationFiled: January 2, 2024Publication date: April 25, 2024Inventors: Chao-Wen Shih, Chen-Hua Yu, Han-Ping Pu, Hsin-Yu Pan, Hao-Yi Tsai, Sen-Kuei Hsu
-
Patent number: 11967553Abstract: The present disclosure provides a semiconductor package, including a first semiconductor structure, including an active region in a first substrate portion, wherein the active region includes at least one of a transistor, a diode, and a photodiode, a first bonding metallization over the first semiconductor structure, a first bonding dielectric over the first semiconductor structure, surrounding and directly contacting the first bonding metallization, a second semiconductor structure over a first portion of the first semiconductor structure, wherein the second semiconductor structure includes a conductive through silicon via, a second bonding dielectric at a back surface of the second semiconductor structure, a second bonding metallization surrounded by the second bonding dielectric and directly contacting the second bonding dielectric, and a conductive through via over a second portion of the first semiconductor structure different from the first portion.Type: GrantFiled: March 18, 2022Date of Patent: April 23, 2024Assignee: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTD.Inventors: Ming-Fa Chen, Sung-Feng Yeh, Chen-Hua Yu
-
Patent number: 11967563Abstract: A Fan-Out package having a main die and a dummy die side-by-side is provided. A molding material is formed along sidewalls of the main die and the dummy die, and a redistribution layer having a plurality of vias and conductive lines is positioned over the main die and the dummy die, where the plurality of vias and the conductive lines are electrically connected to connectors of the main die.Type: GrantFiled: August 16, 2021Date of Patent: April 23, 2024Assignee: Taiwan Semiconductor Manufacturing Company, Ltd.Inventors: Yan-Fu Lin, Chen-Hua Yu, Meng-Tsan Lee, Wei-Cheng Wu, Hsien-Wei Chen
-
Patent number: 11967546Abstract: A semiconductor structure includes a first interposer; a second interposer laterally adjacent to the first interposer, where the second interposer is spaced apart from the first interposer; and a first die attached to a first side of the first interposer and attached to a first side of the second interposer, where the first side of the first interposer and the first side of the second interposer face the first die.Type: GrantFiled: July 21, 2022Date of Patent: April 23, 2024Assignee: Taiwan Semiconductor Manufacturing Co., Ltd.Inventors: Shang-Yun Hou, Hsien-Pin Hu, Sao-Ling Chiu, Wen-Hsin Wei, Ping-Kang Huang, Chih-Ta Shen, Szu-Wei Lu, Ying-Ching Shih, Wen-Chih Chiou, Chi-Hsi Wu, Chen-Hua Yu
-
Publication number: 20240128147Abstract: A semiconductor device is provided. The semiconductor includes a supporting silicon layer and a memory module. The memory module and the supporting silicon layer are bonded via a bonding structure. The bonding structure includes at least one bonding film whose thickness is less than 200 ?.Type: ApplicationFiled: January 20, 2023Publication date: April 18, 2024Applicant: TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD.Inventors: Sey-Ping SUN, Chen-Hua YU, Shih Wei LIANG
-
Patent number: D1024185Type: GrantFiled: October 18, 2022Date of Patent: April 23, 2024Assignee: Chongqing Pinsheng Technology Co., Ltd.Inventors: Bo Yu, Zhijie Zhao, Hua Li, Hewen Long